From patchwork Wed Mar 22 02:03:09 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Rob Herring \(Arm\)" X-Patchwork-Id: 95685 Delivered-To: patch@linaro.org Received: by 10.140.89.233 with SMTP id v96csp19397qgd; Tue, 21 Mar 2017 19:03:34 -0700 (PDT) X-Received: by 10.99.124.26 with SMTP id x26mr9615843pgc.81.1490148214013; Tue, 21 Mar 2017 19:03:34 -0700 (PDT) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j8si23220699pli.311.2017.03.21.19.03.33; Tue, 21 Mar 2017 19:03:34 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1758473AbdCVCDd (ORCPT + 7 others); Tue, 21 Mar 2017 22:03:33 -0400 Received: from mail-oi0-f66.google.com ([209.85.218.66]:35274 "EHLO mail-oi0-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S933242AbdCVCDb (ORCPT ); Tue, 21 Mar 2017 22:03:31 -0400 Received: by mail-oi0-f66.google.com with SMTP id f81so1924028oih.2; Tue, 21 Mar 2017 19:03:25 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=Ym+w1d9SBvBdn7BqqsJvKJOmtcgpDQGbEXtWoFPfluk=; b=qNPth30KDT9W+qof72uR8y+8GS5ZGOer7UDG82HRHb8BLvo4cB8DWCr7oCv2gVScje 3NFJn/d+DJGUJj0/a/zceyhq1mXqNx9KrWfwh1CT+S8vDqBXZY1lCvG7Z8VZFQDarTE8 9eoz31ini790UVd+kywLOJnwjan9Zlq2ZcgCSnz+K5Y6zk08AEy+AKQCbZmyH/rXTrXk c4XKeShi83yFFIzEsR0m1KuepWGHZhAIJZjFw0m+fn99ix0S+KGRjpRazAYn2vcWnvu/ nyQ8oAaru/3/O6dFgjYlWnvcj+2X7UVrVyYYs5uV3EyMMdxNJhD696EjGbhGeKoj3T1w oThw== X-Gm-Message-State: AFeK/H3qNEwC34+cVp2D17Lv3zTvtiku9OWvKPWoKe8MxjwoP3ZlktM9jWWucdIjxDolnA== X-Received: by 10.202.107.7 with SMTP id g7mr17594280oic.163.1490148205345; Tue, 21 Mar 2017 19:03:25 -0700 (PDT) Received: from rob-hp-laptop.herring.priv (66-90-148-125.dyn.grandenetworks.net. [66.90.148.125]) by smtp.googlemail.com with ESMTPSA id 62sm4574632ott.19.2017.03.21.19.03.24 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 21 Mar 2017 19:03:24 -0700 (PDT) From: Rob Herring To: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org Cc: arm@kernel.org, Stephen Warren , Thierry Reding , Alexandre Courbot , linux-tegra@vger.kernel.org Subject: [PATCH 11/15] arm64: dts: nvidia: fix PCI bus dtc warnings Date: Tue, 21 Mar 2017 21:03:09 -0500 Message-Id: <20170322020313.24338-11-robh@kernel.org> X-Mailer: git-send-email 2.10.1 In-Reply-To: <20170322020313.24338-1-robh@kernel.org> References: <20170322020313.24338-1-robh@kernel.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org dtc recently added PCI bus checks. Fix these warnings. Signed-off-by: Rob Herring Cc: Stephen Warren Cc: Thierry Reding Cc: Alexandre Courbot Cc: linux-tegra@vger.kernel.org --- Sub-arch maintainers, please apply to your trees unless arm-soc wants to take the whole lot. arch/arm64/boot/dts/nvidia/tegra132.dtsi | 4 +++- arch/arm64/boot/dts/nvidia/tegra210-p2371-2180.dts | 2 +- arch/arm64/boot/dts/nvidia/tegra210.dtsi | 4 +++- 3 files changed, 7 insertions(+), 3 deletions(-) -- 2.10.1 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/arch/arm64/boot/dts/nvidia/tegra132.dtsi b/arch/arm64/boot/dts/nvidia/tegra132.dtsi index 3f3a46a4bd01..b0720904c244 100644 --- a/arch/arm64/boot/dts/nvidia/tegra132.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra132.dtsi @@ -12,7 +12,7 @@ #address-cells = <2>; #size-cells = <2>; - pcie-controller@01003000 { + pcie@1003000 { compatible = "nvidia,tegra124-pcie"; device_type = "pci"; reg = <0x0 0x01003000 0x0 0x00000800 /* PADS registers */ @@ -55,6 +55,7 @@ device_type = "pci"; assigned-addresses = <0x82000800 0 0x01000000 0 0x1000>; reg = <0x000800 0 0 0 0>; + bus-range = <0x00 0xff>; status = "disabled"; #address-cells = <3>; @@ -68,6 +69,7 @@ device_type = "pci"; assigned-addresses = <0x82001000 0 0x01001000 0 0x1000>; reg = <0x001000 0 0 0 0>; + bus-range = <0x00 0xff>; status = "disabled"; #address-cells = <3>; diff --git a/arch/arm64/boot/dts/nvidia/tegra210-p2371-2180.dts b/arch/arm64/boot/dts/nvidia/tegra210-p2371-2180.dts index 4c1ea7a08d43..7cb95e042117 100644 --- a/arch/arm64/boot/dts/nvidia/tegra210-p2371-2180.dts +++ b/arch/arm64/boot/dts/nvidia/tegra210-p2371-2180.dts @@ -7,7 +7,7 @@ model = "NVIDIA Jetson TX1 Developer Kit"; compatible = "nvidia,p2371-2180", "nvidia,tegra210"; - pcie-controller@01003000 { + pcie@1003000 { status = "okay"; avdd-pll-uerefe-supply = <&avdd_1v05_pll>; diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi index 2f832df29da8..ec1919425978 100644 --- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi @@ -11,7 +11,7 @@ #address-cells = <2>; #size-cells = <2>; - pcie-controller@01003000 { + pcie@1003000 { compatible = "nvidia,tegra210-pcie"; device_type = "pci"; reg = <0x0 0x01003000 0x0 0x00000800 /* PADS registers */ @@ -51,6 +51,7 @@ device_type = "pci"; assigned-addresses = <0x82000800 0 0x01000000 0 0x1000>; reg = <0x000800 0 0 0 0>; + bus-range = <0x00 0xff>; status = "disabled"; #address-cells = <3>; @@ -64,6 +65,7 @@ device_type = "pci"; assigned-addresses = <0x82001000 0 0x01001000 0 0x1000>; reg = <0x001000 0 0 0 0>; + bus-range = <0x00 0xff>; status = "disabled"; #address-cells = <3>;