From patchwork Thu Jul 16 02:43:01 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kunihiko Hayashi X-Patchwork-Id: 235624 Delivered-To: patch@linaro.org Received: by 2002:a92:d244:0:0:0:0:0 with SMTP id v4csp406658ilg; Wed, 15 Jul 2020 19:43:24 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzPNlqVT0S0U65oNajb/LVi60dO4uCdPer39dq3DUz8CCA6XGYeeaeS51hIQ5BPhReWfnZ4 X-Received: by 2002:aa7:c24d:: with SMTP id y13mr2508346edo.123.1594867404605; Wed, 15 Jul 2020 19:43:24 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1594867404; cv=none; d=google.com; s=arc-20160816; b=AiUJXDBQ195NtKu6ADbHVieeX9T9F2Fi80EZWNa7jtFw3vHaOpnaHxg21rMAcKM7ME k0aYHHSHW/szIndyKuvLsc7lpkCMjO8b1e6KaQrtZyCMqmoIOwyo/gHtjiEUqSoFJMsL 3/y6l1Tq0r8GQcbKFBmx8dr33vU3lr6TrfnunLzsGRSLJteATgiyegUuPdU4Mx0uMw/Z VQqCTyqz8LTScU+yPj4EV84NgVeaZxttlEKgtoBJSFzg4ZHb1ESLjSXjd+BlGuzRXEJr ToMGmanmQ5CyqkWDJZLazdxjzz/EIgGvX7GlW9MRjRAcH1jq+qYT9/+t7vNwyB21M1ly rUBw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=qPscBLjoxZmr+Yj5hyFHl9m2xmkv0arITbnniHCpwW4=; b=NFfHP/GcjYm8/ce2XC5TYmTbRhMCjfW9/h+P1INCAWV4tjUITAzU71NlHOtl0uVL0G jLBKSMSyq2l7OUYFOOeG4QDD33ignnyfKEecTiiXwkv9jSY6p3+s4smKU0j4PE9sMVWd d4Xp5zY6HMWSHeN/U046PGHcs2J0AP1eAslscD7oOS/d2G34NhFmKKbNwsFjxuXlhp7X XmX/PxAP/syg6ucSyPD2SM6UhETNKTF+f46rTbQDREkkGdlD4KfvSI+ZpLa0wtLAO+HM ayP3BPygTsO1eEo1WUKoEk7yUyp7D3n5jaDCgUPNFiK8jLtGvuf34eaoBaKmX4nGvrHI br0g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id n4si2120752ejg.426.2020.07.15.19.43.24; Wed, 15 Jul 2020 19:43:24 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726908AbgGPCnX (ORCPT + 6 others); Wed, 15 Jul 2020 22:43:23 -0400 Received: from mx.socionext.com ([202.248.49.38]:52330 "EHLO mx.socionext.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726998AbgGPCnX (ORCPT ); Wed, 15 Jul 2020 22:43:23 -0400 Received: from unknown (HELO iyokan-ex.css.socionext.com) ([172.31.9.54]) by mx.socionext.com with ESMTP; 16 Jul 2020 11:43:21 +0900 Received: from mail.mfilter.local (m-filter-2 [10.213.24.62]) by iyokan-ex.css.socionext.com (Postfix) with ESMTP id 9C53C60060; Thu, 16 Jul 2020 11:43:21 +0900 (JST) Received: from 172.31.9.51 (172.31.9.51) by m-FILTER with ESMTP; Thu, 16 Jul 2020 11:43:21 +0900 Received: from plum.e01.socionext.com (unknown [10.213.132.32]) by kinkan.css.socionext.com (Postfix) with ESMTP id 3A11E1A0509; Thu, 16 Jul 2020 11:43:21 +0900 (JST) From: Kunihiko Hayashi To: Kishon Vijay Abraham I , Vinod Koul , Rob Herring , Masahiro Yamada Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Kunihiko Hayashi Subject: [PATCH v3 1/2] dt-bindings: phy: Add UniPhier AHCI PHY description Date: Thu, 16 Jul 2020 11:43:01 +0900 Message-Id: <1594867382-27509-2-git-send-email-hayashi.kunihiko@socionext.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1594867382-27509-1-git-send-email-hayashi.kunihiko@socionext.com> References: <1594867382-27509-1-git-send-email-hayashi.kunihiko@socionext.com> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add DT bindings for PHY interface built into ahci controller implemented in UniPhier SoCs. Signed-off-by: Kunihiko Hayashi Reviewed-by: Rob Herring --- .../bindings/phy/socionext,uniphier-ahci-phy.yaml | 76 ++++++++++++++++++++++ 1 file changed, 76 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/socionext,uniphier-ahci-phy.yaml -- 2.7.4 diff --git a/Documentation/devicetree/bindings/phy/socionext,uniphier-ahci-phy.yaml b/Documentation/devicetree/bindings/phy/socionext,uniphier-ahci-phy.yaml new file mode 100644 index 0000000..bab2ff4 --- /dev/null +++ b/Documentation/devicetree/bindings/phy/socionext,uniphier-ahci-phy.yaml @@ -0,0 +1,76 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/phy/socionext,uniphier-ahci-phy.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Socionext UniPhier AHCI PHY + +description: | + This describes the deivcetree bindings for PHY interfaces built into + AHCI controller implemented on Socionext UniPhier SoCs. + +maintainers: + - Kunihiko Hayashi + +properties: + compatible: + enum: + - socionext,uniphier-pxs2-ahci-phy + - socionext,uniphier-pxs3-ahci-phy + + reg: + description: PHY register region (offset and length) + + "#phy-cells": + const: 0 + + clocks: + maxItems: 2 + + clock-names: + oneOf: + - items: # for PXs2 + - const: link + - items: # for others + - const: link + - const: phy + + resets: + maxItems: 2 + + reset-names: + items: + - const: link + - const: phy + +required: + - compatible + - reg + - "#phy-cells" + - clocks + - clock-names + - resets + - reset-names + +additionalProperties: false + +examples: + - | + ahci-glue@65700000 { + compatible = "socionext,uniphier-pxs3-ahci-glue", + "simple-mfd"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0 0x65700000 0x100>; + + ahci_phy: phy@10 { + compatible = "socionext,uniphier-pxs3-ahci-phy"; + reg = <0x10 0x10>; + #phy-cells = <0>; + clock-names = "link", "phy"; + clocks = <&sys_clk 28>, <&sys_clk 30>; + reset-names = "link", "phy"; + resets = <&sys_rst 28>, <&sys_rst 30>; + }; + };