From patchwork Wed Feb 27 04:52:41 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sugaya Taichi X-Patchwork-Id: 159263 Delivered-To: patch@linaro.org Received: by 2002:a02:5cc1:0:0:0:0:0 with SMTP id w62csp4003295jad; Tue, 26 Feb 2019 20:52:13 -0800 (PST) X-Google-Smtp-Source: AHgI3IYmFqJlafFKuy1qs3Hvz8gc/pqIDoSRbauRArsBSWnPyrJvwagpBjq3B8i7BvL4nQ2lDx0N X-Received: by 2002:a63:ea52:: with SMTP id l18mr1116505pgk.317.1551243133426; Tue, 26 Feb 2019 20:52:13 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1551243133; cv=none; d=google.com; s=arc-20160816; b=mhOWlqAq954E4lagjMA3mc+VYDIWwxjpBulOENf2o7k9RMXqPRdexXZww/TVkU0Pkv nVaWo/SNNQIg0u5tffGDR502SJYnf3eJdkgO2QuFH9D7dT+Bu31ZnhAo2FdonmqerHvy pUTj2lF7vKzvErROz/BZIx62XMf2+WE3dVWqO+Nt6+CPoCCEmkHCp/DdBJBMrjJVNP6U 0/AYidT71zTbJXR7Mv5F/8vfCWrOJJiUljXG8KC8bVjTtpAxydK5hcoQrAvuqXYy8lqB 28/C/KJfZ4kXR/0Gduy64UnXP82YFYKf5i5hjHZ/50Z+8q/tHwA3gT+uYhB5JzfoMfNE mknQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from; bh=K7UIx7/GIKREL+gm9Whnn5IMWi9A/6HG9N52pVuOFBA=; b=pbMueUimsBNB+T68gdkduAM6a97jJwAm5dOGkMrhVi5HoiianSEyt4Qs7FUvSi9+Sl Ri7jnIJsSxBCT9xSWNW+hfuls84qmrTI8adnsB7Cvv71lgLJCXTcjGbH4NA6fJzZpTYp O8kYTwNx8mkkYThhqny/yVh35BM713mn5wV1X4EZZH4foinwivExLN+9HAmoQx0Y94vU 4POK4ti/K9iY1OHbgM7+PjLTF2iPSLPSeVSiz6iYz0wYrDpJDx6UIr7005tJXPafRDNz GXzmyiuOtgG8KWzPg4OY+nHpmq9I9qP4KaLe6FKjfgUSSXDNpvowASGeKjkUxlR9pE4W 3wzg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id r6si14340232plo.269.2019.02.26.20.52.13; Tue, 26 Feb 2019 20:52:13 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729794AbfB0EwM (ORCPT + 7 others); Tue, 26 Feb 2019 23:52:12 -0500 Received: from mx.socionext.com ([202.248.49.38]:31010 "EHLO mx.socionext.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729310AbfB0EwM (ORCPT ); Tue, 26 Feb 2019 23:52:12 -0500 Received: from unknown (HELO iyokan-ex.css.socionext.com) ([172.31.9.54]) by mx.socionext.com with ESMTP; 27 Feb 2019 13:52:10 +0900 Received: from mail.mfilter.local (m-filter-2 [10.213.24.62]) by iyokan-ex.css.socionext.com (Postfix) with ESMTP id 47AB16117D; Wed, 27 Feb 2019 13:52:10 +0900 (JST) Received: from 172.31.9.53 (172.31.9.53) by m-FILTER with ESMTP; Wed, 27 Feb 2019 13:52:10 +0900 Received: from yuzu.css.socionext.com (yuzu [172.31.8.45]) by iyokan.css.socionext.com (Postfix) with ESMTP id 9A2FC403E2; Wed, 27 Feb 2019 13:52:09 +0900 (JST) Received: from M20VSDK.e01.socionext.com (unknown [10.213.118.34]) by yuzu.css.socionext.com (Postfix) with ESMTP id 510EC121B6C; Wed, 27 Feb 2019 13:52:09 +0900 (JST) From: Sugaya Taichi To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, soc@kernel.org Cc: Daniel Lezcano , Thomas Gleixner , Rob Herring , Mark Rutland , Takao Orito , Kazuhiro Kasai , Shinji Kanematsu , Jassi Brar , Masami Hiramatsu , Sugaya Taichi Subject: [PATCH v4 05/10] dt-bindings: timer: Add Milbeaut M10V timer description Date: Wed, 27 Feb 2019 13:52:41 +0900 Message-Id: <1551243161-10712-1-git-send-email-sugaya.taichi@socionext.com> X-Mailer: git-send-email 1.9.1 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add DT bindings document for Milbeaut M10V timer. Signed-off-by: Sugaya Taichi Reviewed-by: Rob Herring --- .../bindings/timer/socionext,milbeaut-timer.txt | 17 +++++++++++++++++ 1 file changed, 17 insertions(+) create mode 100644 Documentation/devicetree/bindings/timer/socionext,milbeaut-timer.txt -- 1.9.1 diff --git a/Documentation/devicetree/bindings/timer/socionext,milbeaut-timer.txt b/Documentation/devicetree/bindings/timer/socionext,milbeaut-timer.txt new file mode 100644 index 0000000..ac44c4b --- /dev/null +++ b/Documentation/devicetree/bindings/timer/socionext,milbeaut-timer.txt @@ -0,0 +1,17 @@ +Milbeaut SoCs Timer Controller + +Required properties: + +- compatible : should be "socionext,milbeaut-timer". +- reg : Specifies base physical address and size of the registers. +- interrupts : The interrupt of the first timer. +- clocks: phandle to the input clk. + +Example: + +timer { + compatible = "socionext,milbeaut-timer"; + reg = <0x1e000050 0x20> + interrupts = <0 91 4>; + clocks = <&clk 4>; +};