From patchwork Wed Feb 20 07:44:02 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sugaya Taichi X-Patchwork-Id: 158799 Delivered-To: patch@linaro.org Received: by 2002:a02:48:0:0:0:0:0 with SMTP id 69csp4613337jaa; Tue, 19 Feb 2019 23:43:25 -0800 (PST) X-Google-Smtp-Source: AHgI3IZ/DnvT8dtSEZprGJoDQZSu5RSXvScqlfg4If2cTPjLXkIeCMQDcftdAtUCuK1Dh7OM0ASG X-Received: by 2002:a17:902:2867:: with SMTP id e94mr35735338plb.264.1550648605843; Tue, 19 Feb 2019 23:43:25 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1550648605; cv=none; d=google.com; s=arc-20160816; b=rB+yyWiNg85N+QehTHSqayKU201wor/OKvZr7P+R5ab18lGnWtBT7Rsn3SyJBHfS5p 6nSkcvePYsayx4O1s2Y08C//5/j3OXytR9dlwURlMheGS5NH37sScaeIssHWEE7GseMF SJhCRZx6fJgS+R+IuSY/QOGNCwIP7Gz8zm3obTs+VRKMEU9NXMA1wkgArlwmlvkzPYxN voRrmhBNNW7nor+Mw/KyxdCL0xlhtYUPpZSXLmO6CInwOse9kf+85bc7FzS5Wl+o/om+ 9z0/V/JmVZfCnh4ADPnEMVPSxg5d88tNOJChuk1fYnq8KOdfk13u0n9owhKpupkpUXjx wpaA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from; bh=K7UIx7/GIKREL+gm9Whnn5IMWi9A/6HG9N52pVuOFBA=; b=0s2FW0paHy5y/0bp1Ro71tUtkR46nn/TLXp5ZdlkFWOOeiITBKu+VmgSxvzxeZdq2L q06UoBnsJ7EJpkdZ3xX8zp6NyioNEt7FFZSZVaCOGWAZHtKzPLEVeJQigkXvpQdnlcpw BSsyfzfGS+s8zc4rBulwaujqtqJEN7t85itSyRmYHZMZ9xGcTQfozzPL4EExwo5fQWu+ 6F7a6hM03WLNIopPDRu+An9bvNdyi8oruApO4aQN9cF3vZS2lHfNssYREbIbpDlkZpMp +f92EkjqjiJrM/tWGqoi/Dx9k0JvXhnoa7U3ZybVOOabtDYajY9S/0WDMDc5V+vH5vYU ZAZg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j132si18067208pfc.84.2019.02.19.23.43.25; Tue, 19 Feb 2019 23:43:25 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1725883AbfBTHnZ (ORCPT + 7 others); Wed, 20 Feb 2019 02:43:25 -0500 Received: from mx.socionext.com ([202.248.49.38]:4104 "EHLO mx.socionext.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725379AbfBTHnY (ORCPT ); Wed, 20 Feb 2019 02:43:24 -0500 Received: from unknown (HELO kinkan-ex.css.socionext.com) ([172.31.9.52]) by mx.socionext.com with ESMTP; 20 Feb 2019 16:43:22 +0900 Received: from mail.mfilter.local (m-filter-1 [10.213.24.61]) by kinkan-ex.css.socionext.com (Postfix) with ESMTP id 0FEB4180097; Wed, 20 Feb 2019 16:43:23 +0900 (JST) Received: from 172.31.9.51 (172.31.9.51) by m-FILTER with ESMTP; Wed, 20 Feb 2019 16:43:23 +0900 Received: from yuzu.css.socionext.com (yuzu [172.31.8.45]) by kinkan.css.socionext.com (Postfix) with ESMTP id DD2ED1A04E0; Wed, 20 Feb 2019 16:43:22 +0900 (JST) Received: from M20VSDK.e01.socionext.com (unknown [10.213.118.34]) by yuzu.css.socionext.com (Postfix) with ESMTP id C3638120459; Wed, 20 Feb 2019 16:43:22 +0900 (JST) From: Sugaya Taichi To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, soc@kernel.org Cc: Daniel Lezcano , Thomas Gleixner , Rob Herring , Mark Rutland , Takao Orito , Kazuhiro Kasai , Shinji Kanematsu , Jassi Brar , Masami Hiramatsu , Sugaya Taichi Subject: [PATCH v3 5/9] dt-bindings: timer: Add Milbeaut M10V timer description Date: Wed, 20 Feb 2019 16:44:02 +0900 Message-Id: <1550648642-10802-1-git-send-email-sugaya.taichi@socionext.com> X-Mailer: git-send-email 1.9.1 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add DT bindings document for Milbeaut M10V timer. Signed-off-by: Sugaya Taichi Reviewed-by: Rob Herring --- .../bindings/timer/socionext,milbeaut-timer.txt | 17 +++++++++++++++++ 1 file changed, 17 insertions(+) create mode 100644 Documentation/devicetree/bindings/timer/socionext,milbeaut-timer.txt -- 1.9.1 diff --git a/Documentation/devicetree/bindings/timer/socionext,milbeaut-timer.txt b/Documentation/devicetree/bindings/timer/socionext,milbeaut-timer.txt new file mode 100644 index 0000000..ac44c4b --- /dev/null +++ b/Documentation/devicetree/bindings/timer/socionext,milbeaut-timer.txt @@ -0,0 +1,17 @@ +Milbeaut SoCs Timer Controller + +Required properties: + +- compatible : should be "socionext,milbeaut-timer". +- reg : Specifies base physical address and size of the registers. +- interrupts : The interrupt of the first timer. +- clocks: phandle to the input clk. + +Example: + +timer { + compatible = "socionext,milbeaut-timer"; + reg = <0x1e000050 0x20> + interrupts = <0 91 4>; + clocks = <&clk 4>; +};