From patchwork Fri Feb 8 12:27:03 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sugaya Taichi X-Patchwork-Id: 157828 Delivered-To: patch@linaro.org Received: by 2002:a02:48:0:0:0:0:0 with SMTP id 69csp1892686jaa; Fri, 8 Feb 2019 04:26:21 -0800 (PST) X-Google-Smtp-Source: AHgI3IYFjVU/6uZSVQ+jyzNvEZ1HwOqfDbNO/QNujInrab2gUZKCLESqrJXC/1ECxJYksIk1wyuU X-Received: by 2002:a17:902:33c1:: with SMTP id b59mr22214671plc.220.1549628781832; Fri, 08 Feb 2019 04:26:21 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1549628781; cv=none; d=google.com; s=arc-20160816; b=0HK8fmGqa7Bs8YWwtT3ow/lcrFQHApQHmk/Bjajn9k+EO0IqbWJvSfSr5x/ts2+lOI swe3zXTxv7RVCVKZqFOm+cOrrVOn+METazUb3jMqNKj+bbp9V5Wr5bwV7VvO8oyUR22c Uo31MHZ6Ty3yUIxAKH1sWS/+kTUlX6enYLHCErFQ37bSuretmMeJ2OFKX4ghXMmoGypS XCU4TRJMsZ/68kJxuc5Hx/qUrLIiexG2Ljv+/0/MqF6uaaN4yet3awEXBUWZQPF9J18L n+cZ33LK3oV95QWW0/djb58b0jXl8Q1Ss3CupXeRMw68kc8gOti5ndlP3PehMdDxLIT1 BXpA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from; bh=Yj4kEwJIUquUDD8RV//075Xtny1YuWNOlvpbn/CR698=; b=0P0C53GU0sfF5DJO+z7bcSZtHJcT3H+hZ04oNy3y5LaCYlwpbmFgXN5qIWIOr7DBVc 1hhATngjS26wgLXK9ziRSVvHltRLo/tMh8A4j9iRTjlTgrB3GGe8U4vcA5gt3zvGtj1T 115/QoIyR4D61PHQ/NEBLh9xuNhCJ+wL+EODc2xWYxlVXeIp/xhLhdJU6WXcLkI4W5Cn 22kIbcKAXoQqFyq6qcRmIrHEWRjGJ8OaKiuKKp2YCB81sbzg+JZisT7GjgbZpq3wZi5C RnkYsH1d+/9N8FOerSyTltlK5E/YSqSNjWcKeDuztb7vYERbhguPQ7CAIK9LSqm2EZnQ 24zQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 61si2035970plc.364.2019.02.08.04.26.21; Fri, 08 Feb 2019 04:26:21 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726700AbfBHM0U (ORCPT + 7 others); Fri, 8 Feb 2019 07:26:20 -0500 Received: from mx.socionext.com ([202.248.49.38]:27777 "EHLO mx.socionext.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726565AbfBHM0U (ORCPT ); Fri, 8 Feb 2019 07:26:20 -0500 Received: from unknown (HELO iyokan-ex.css.socionext.com) ([172.31.9.54]) by mx.socionext.com with ESMTP; 08 Feb 2019 21:26:18 +0900 Received: from mail.mfilter.local (m-filter-1 [10.213.24.61]) by iyokan-ex.css.socionext.com (Postfix) with ESMTP id D2CCD60062; Fri, 8 Feb 2019 21:26:18 +0900 (JST) Received: from 172.31.9.53 (172.31.9.53) by m-FILTER with ESMTP; Fri, 8 Feb 2019 21:26:18 +0900 Received: from yuzu.css.socionext.com (yuzu [172.31.8.45]) by iyokan.css.socionext.com (Postfix) with ESMTP id AA4EA4036D; Fri, 8 Feb 2019 21:26:18 +0900 (JST) Received: from M20VSDK.e01.socionext.com (unknown [10.213.118.34]) by yuzu.css.socionext.com (Postfix) with ESMTP id 874BD1202F1; Fri, 8 Feb 2019 21:26:18 +0900 (JST) From: Sugaya Taichi To: linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Michael Turquette , Stephen Boyd , Rob Herring , Mark Rutland , Takao Orito , Kazuhiro Kasai , Shinji Kanematsu , Jassi Brar , Masami Hiramatsu , Sugaya Taichi Subject: [PATCH v2 07/15] ndings: clock: milbeaut: add Milbeaut clock description Date: Fri, 8 Feb 2019 21:27:03 +0900 Message-Id: <1549628823-31388-1-git-send-email-sugaya.taichi@socionext.com> X-Mailer: git-send-email 1.9.1 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add DT bindings document for Milbeaut clock. Signed-off-by: Sugaya Taichi --- .../devicetree/bindings/clock/milbeaut-clock.txt | 49 ++++++++++++++++++++++ 1 file changed, 49 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/milbeaut-clock.txt -- 1.9.1 diff --git a/Documentation/devicetree/bindings/clock/milbeaut-clock.txt b/Documentation/devicetree/bindings/clock/milbeaut-clock.txt new file mode 100644 index 0000000..bcfc5df --- /dev/null +++ b/Documentation/devicetree/bindings/clock/milbeaut-clock.txt @@ -0,0 +1,49 @@ +Milbeaut SoCs Clock Controller Binding +---------------------------------------- +Milbeaut SoCs Clock controller is an integrated clock controller, which +generates and supplies to all modules. + +This binding uses common clock bindings +[1] Documentation/devicetree/bindings/clock/clock-bindings.txt + +Required properties: +- compatible: should be one of the following: + "socionext,milbeaut-m10v-ccu" - for M10V SoC +- reg: shall contain base address and length of clock registers +- #clock-cells: shall be 1 +- clocks: shall be an external clock + +Example: Clock controller node: + + clk: m10v-clk-ctrl@1d021000 { + compatible = "socionext,milbeaut-m10v-clk-ccu"; + reg = <0x1d021000 0x4000>; + #clock-cells = <1> + clocks = <&clki40mhz> + }; + +Example: Required an external clock for Clock controller node: + + clocks { + clki40mhz: clki40mhz { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <40000000>; + }; + + /* other clocks */ + }; + +The clock consumer shall specify the desired clock-output of the clock +controller as below by specifying output-id in its "clk" phandle cell. +2: uart +4: 32-bit timer + +Example: uart1 node: + uart1: serial@1e700010 { + compatible = "socionext,milbeaut-usio-uart"; + reg = <0x1e700010 0x10>; + interrupts = <0 141 0x4>, <0 149 0x4>; + interrupt-names = "rx", "tx"; + clocks = <&clk 2>; + };