From patchwork Fri Feb 8 12:26:30 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sugaya Taichi X-Patchwork-Id: 157826 Delivered-To: patch@linaro.org Received: by 2002:a02:48:0:0:0:0:0 with SMTP id 69csp1892318jaa; Fri, 8 Feb 2019 04:25:55 -0800 (PST) X-Google-Smtp-Source: AHgI3IYq+Bt+KTkDW942lLQ190Z3rNgJrcjdyAWwZxkeGhlhW86xd1NqpVwiDtFDwwhTtihOXXa8 X-Received: by 2002:a62:2082:: with SMTP id m2mr21520245pfj.163.1549628755525; Fri, 08 Feb 2019 04:25:55 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1549628755; cv=none; d=google.com; s=arc-20160816; b=ptY86f2tEmBYdJAjqBpJYIVBurFxwm1I6JFw8lfCrVoGqYVbWwQE+8lwFQhEpFCmaa GzwjBqF2tqOKyeerZpk7E+MP7XPFZwCgzeinQg2NYhXB0M978onWpEyCNMw3XtA+Gual AH1qwVTo/7FAdkf+R1ZY/SW3mc1QhOSek9l2Vo/IkCK0X819rWgGk2xi2qUpQoSeOIiB pRhaImdzr9ZloxkYnRp2ltAQIhhV5xt7L6tucG2qD4pykdbQegAhKHQMI+5/V1hSUS9p WZ38YL72ZAm+sxzBS4JKdpGIj9ZmE2DSEQW/kJKXSmsaoN2I1ntoDeXtscPxwNL0IZp1 55ig== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from; bh=HwhjQY0L6nxg/1AENXsUQXcpDaV8GeADMe8TvCXy1n0=; b=r9ANu9F8G3hsvoNOoZBGOXkUO/A2wd9S+Ssnwdw/wr2R/eW/eWypSXjzJnsirerGTs C8IMoqeUp8A2Gipa5JX6wGIdXoqChXAjbYj2DjdpU9RBYSfezuFa6k6rV6KNH9XwC7we fTAVoSohe+5ml4IG9U5TVw7TXU0Dp87zIgSl4EUL8AX0quH65ymhoqfYSLvNlqVIgf41 4o3zbBp71o7QhgI5cI/XyJpNXNkBgczPj7A73GtFUYDGMkFeLWHwy09JNy1qpezvakIe PoHdwh5SByi4DwGMx+CSlQIH9W/HQsQVtBr8HN/kDV8Hh5UwjCQS5klI+b8fzu4vEU3Q C1UA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t5si1973790pgm.79.2019.02.08.04.25.55; Fri, 08 Feb 2019 04:25:55 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726567AbfBHMZy (ORCPT + 7 others); Fri, 8 Feb 2019 07:25:54 -0500 Received: from mx.socionext.com ([202.248.49.38]:27760 "EHLO mx.socionext.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726456AbfBHMZy (ORCPT ); Fri, 8 Feb 2019 07:25:54 -0500 Received: from unknown (HELO kinkan-ex.css.socionext.com) ([172.31.9.52]) by mx.socionext.com with ESMTP; 08 Feb 2019 21:25:53 +0900 Received: from mail.mfilter.local (m-filter-1 [10.213.24.61]) by kinkan-ex.css.socionext.com (Postfix) with ESMTP id 8B115180D62; Fri, 8 Feb 2019 21:25:53 +0900 (JST) Received: from 172.31.9.51 (172.31.9.51) by m-FILTER with ESMTP; Fri, 8 Feb 2019 21:25:53 +0900 Received: from yuzu.css.socionext.com (yuzu [172.31.8.45]) by kinkan.css.socionext.com (Postfix) with ESMTP id 355291A04E1; Fri, 8 Feb 2019 21:25:53 +0900 (JST) Received: from M20VSDK.e01.socionext.com (unknown [10.213.118.34]) by yuzu.css.socionext.com (Postfix) with ESMTP id 1DC471202F1; Fri, 8 Feb 2019 21:25:53 +0900 (JST) From: Sugaya Taichi To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: Daniel Lezcano , Thomas Gleixner , Rob Herring , Mark Rutland , Takao Orito , Kazuhiro Kasai , Shinji Kanematsu , Jassi Brar , Masami Hiramatsu , Sugaya Taichi Subject: [PATCH v2 05/15] dt-bindings: timer: Add Milbeaut M10V timer description Date: Fri, 8 Feb 2019 21:26:30 +0900 Message-Id: <1549628790-30960-1-git-send-email-sugaya.taichi@socionext.com> X-Mailer: git-send-email 1.9.1 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add DT bindings document for Milbeaut M10V timer. Signed-off-by: Sugaya Taichi --- .../bindings/timer/socionext,milbeaut-timer.txt | 17 +++++++++++++++++ 1 file changed, 17 insertions(+) create mode 100644 Documentation/devicetree/bindings/timer/socionext,milbeaut-timer.txt -- 1.9.1 Reviewed-by: Rob Herring diff --git a/Documentation/devicetree/bindings/timer/socionext,milbeaut-timer.txt b/Documentation/devicetree/bindings/timer/socionext,milbeaut-timer.txt new file mode 100644 index 0000000..ac44c4b --- /dev/null +++ b/Documentation/devicetree/bindings/timer/socionext,milbeaut-timer.txt @@ -0,0 +1,17 @@ +Milbeaut SoCs Timer Controller + +Required properties: + +- compatible : should be "socionext,milbeaut-timer". +- reg : Specifies base physical address and size of the registers. +- interrupts : The interrupt of the first timer. +- clocks: phandle to the input clk. + +Example: + +timer { + compatible = "socionext,milbeaut-timer"; + reg = <0x1e000050 0x20> + interrupts = <0 91 4>; + clocks = <&clk 4>; +};