From patchwork Mon Jan 28 18:32:51 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jorge Ramirez-Ortiz X-Patchwork-Id: 156874 Delivered-To: patch@linaro.org Received: by 2002:a02:48:0:0:0:0:0 with SMTP id 69csp3749593jaa; Mon, 28 Jan 2019 10:34:30 -0800 (PST) X-Google-Smtp-Source: ALg8bN45ctMbzC8HX9q/EfmSfZ0IFjGkMIkJtlNTQPHgWznsj+xOnxkATN6NyYlQkIPJ8AzEan4A X-Received: by 2002:a17:902:f082:: with SMTP id go2mr22886393plb.115.1548700470233; Mon, 28 Jan 2019 10:34:30 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1548700470; cv=none; d=google.com; s=arc-20160816; b=RoYOgQ4YLoX8aDyUue9Xdky2yy0Vl4hggTEvCLmcJ51csy61tGJenou0EQ9MjEy+oi q3PaGN+jAFi7TJn2PMIDmX7B0kjj3j571L/V4nCgJv6/Bcr90PGD/1rWH/vyUGb/3/HQ s2t4Iq+A1gMTiNyknbFle1khG/gDO6ebiSvSIkOKdKPDHv8CgISKvRb+WSnEinFNNTWZ Dl+f69XG39ybG142v8ksD7RiC5uILgR62XO0MQgz7u7GbMjgMWUfvG/1G03cWv3cdYYQ hpZjxvncFPibPwhmFy4km/Ygav+UHalIOcJEz3jYfxExLNVrV/VKnVDEFm3GAPWjoXQt 0tSg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=FIFLlUi8drrhCNTy3FqCtrXujaAw4Y9ofI00ORq7Auk=; b=VD0r7IvhSR0Wv1aoSZVVw3llo9dTYvIYgn0lPNsG2PIGfbzVujl9VZCHH90GtsHxw/ DAHI9waAUAwIL/7ePeRxhE+7oUMh3NcvC2/wEQwuC5sKPt83g6ErB1KN4sFiI5HtkDA6 LsGei2UD6D6QC0WxuokzN5+q1lg9v/dH6BtklNklm1VTyo7t3lOBMX+OW3RaH321hRGa 8n8rxHahjdSDc9OptGrqW18GGaRrRdFZAzv38yJVoL8rd674xYe6eKTdhKCZ5tj+nViQ rq29UjDMR/NxXuEDwlDbx5zDRs72YUrIP75WLX7nm5+ezD/owO4JwKB8QaQxPGJURgqQ iUYA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=b6Ldp0I3; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id bh5si1763792plb.42.2019.01.28.10.34.30; Mon, 28 Jan 2019 10:34:30 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=b6Ldp0I3; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727894AbfA1Sd0 (ORCPT + 7 others); Mon, 28 Jan 2019 13:33:26 -0500 Received: from mail-wm1-f66.google.com ([209.85.128.66]:53231 "EHLO mail-wm1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727861AbfA1SdZ (ORCPT ); Mon, 28 Jan 2019 13:33:25 -0500 Received: by mail-wm1-f66.google.com with SMTP id m1so15114134wml.2 for ; Mon, 28 Jan 2019 10:33:23 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=FIFLlUi8drrhCNTy3FqCtrXujaAw4Y9ofI00ORq7Auk=; b=b6Ldp0I3RPws0bLT95JFNpvw76wG74hw+6/PgQ+T41Qa8oNK+XLjTZ6buT5NPiYHUc q+U9eKO10Tvrzvpnw1hkX/EmEPRxnsv2+mVnwmqqTVBDCq2oqX9OxC0nAv9ML7iAZ2i5 tomOdp46RvvGVncKz7AEC+UnNyUd3lAnxhgPE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=FIFLlUi8drrhCNTy3FqCtrXujaAw4Y9ofI00ORq7Auk=; b=QdE1PQTUL3JWRLXORSW7G1gvPAUl8tM4FNUdSTqrD24/jCO0tSfcvX/eiIrJzuaIxR oWvY5cWmC3ynnLEHsF2V3yKvgI9G/fBuNAOH0Biv4wumPvTi+xkHef4G6RNJChpuxGXJ 73Z4CRQ63k4J+26kKxVEdUCDkXFlCinQwIN+eytcdWVYk5cnRRzyFfuMXJyNmXAi6ftB 89ulj8cGH7XH1KGeT9Q5hAcNpiogP/uJ77zPsy1LGCF0RVoYO0xvSF1ntK0+wgVhNlN6 6fFEqoBkqEHGgUKFk1cVSZntUwVjmSyoS+/Kbtd2UynrWP+g/9oQ+H5xxkN2J0rfGHQn M8dw== X-Gm-Message-State: AJcUukdbu6efybAW92oN3qeZbo5B9vJ+VAIUT9cxksca6EyHWRCGZG1T CoJjebEY52aGxq88jmxbPUtQVA== X-Received: by 2002:a1c:ad45:: with SMTP id w66mr17892760wme.60.1548700403197; Mon, 28 Jan 2019 10:33:23 -0800 (PST) Received: from localhost.localdomain (233.red-81-47-145.staticip.rima-tde.net. [81.47.145.233]) by smtp.gmail.com with ESMTPSA id l19sm270082wme.21.2019.01.28.10.33.21 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 28 Jan 2019 10:33:22 -0800 (PST) From: Jorge Ramirez-Ortiz To: jorge.ramirez-ortiz@linaro.org, sboyd@kernel.org, bjorn.andersson@linaro.org, andy.gross@linaro.org, david.brown@linaro.org, jassisinghbrar@gmail.com, mark.rutland@arm.com, mturquette@baylibre.com, robh+dt@kernel.org, will.deacon@arm.com, arnd@arndb.de, horms+renesas@verge.net.au, heiko@sntech.de, sibis@codeaurora.org, enric.balletbo@collabora.com, jagan@amarulasolutions.com, olof@lixom.net Cc: vkoul@kernel.org, niklas.cassel@linaro.org, georgi.djakov@linaro.org, amit.kucheria@linaro.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org, linux-arm-msm@vger.kernel.org, khasim.mohammed@linaro.org Subject: [PATCH v2 04/14] dt-bindings: mailbox: qcom: Add clock-name optional property Date: Mon, 28 Jan 2019 19:32:51 +0100 Message-Id: <1548700381-22376-5-git-send-email-jorge.ramirez-ortiz@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1548700381-22376-1-git-send-email-jorge.ramirez-ortiz@linaro.org> References: <1548700381-22376-1-git-send-email-jorge.ramirez-ortiz@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org When the APCS clock is registered (platform dependent), it retrieves its parent names from hardcoded values in the driver. The following commit allows the DT node to provide such clock names to the platform data based clock driver therefore avoiding having to explicitly embed those names in the clock driver source code. Co-developed-by: Niklas Cassel Signed-off-by: Niklas Cassel Signed-off-by: Jorge Ramirez-Ortiz --- .../bindings/mailbox/qcom,apcs-kpss-global.txt | 24 +++++++++++++++++++--- 1 file changed, 21 insertions(+), 3 deletions(-) -- 2.7.4 diff --git a/Documentation/devicetree/bindings/mailbox/qcom,apcs-kpss-global.txt b/Documentation/devicetree/bindings/mailbox/qcom,apcs-kpss-global.txt index 1232fc9..b693103 100644 --- a/Documentation/devicetree/bindings/mailbox/qcom,apcs-kpss-global.txt +++ b/Documentation/devicetree/bindings/mailbox/qcom,apcs-kpss-global.txt @@ -18,10 +18,11 @@ platforms. Usage: required Value type: Definition: must specify the base address and size of the global block + - clocks: - Usage: required if #clocks-cells property is present - Value type: - Definition: phandle to the input PLL, which feeds the APCS mux/divider + Usage: required if #clock-names property is present + Value type: + Definition: phandles to the two parent clocks of the clock driver. - #mbox-cells: Usage: required @@ -33,6 +34,12 @@ platforms. Value type: Definition: as described in clock.txt, must be 0 +- clock-names: + Usage: required if the platform data based clock driver needs to + retrieve the parent clock names from device tree. + This will requires two mandatory clocks to be defined. + Value type: + Definition: must be "aux" and "pll" = EXAMPLE The following example describes the APCS HMSS found in MSM8996 and part of the @@ -65,3 +72,14 @@ Below is another example of the APCS binding on MSM8916 platforms: clocks = <&a53pll>; #clock-cells = <0>; }; + +Below is another example of the APCS binding on QCS404 platforms: + + apcs_glb: mailbox@b011000 { + compatible = "qcom,qcs404-apcs-apps-global", "syscon"; + reg = <0x0b011000 0x1000>; + #mbox-cells = <1>; + clocks = <&gcc GCC_GPLL0_AO_OUT_MAIN>, <&apcs_hfpll>; + clock-names = "aux", "pll"; + #clock-cells = <0>; + };