From patchwork Mon Dec 17 09:46:21 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jorge Ramirez-Ortiz X-Patchwork-Id: 153962 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp2265825ljp; Mon, 17 Dec 2018 01:46:48 -0800 (PST) X-Google-Smtp-Source: AFSGD/W2I/jJ+9kCosMp55KXQM8KPTjC7xafslZpedEwReV36ukH4u19ekGpCCcKHK5NeXMHcAKs X-Received: by 2002:a62:44d8:: with SMTP id m85mr12420929pfi.164.1545040008658; Mon, 17 Dec 2018 01:46:48 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1545040008; cv=none; d=google.com; s=arc-20160816; b=DdzRFxUeHwyUrawOX433qKfNyM7tqc1naeb2FBXVG/jUSDjB5ht7Tgrthdi0HuGEtZ SrKgw8RvOz04W1B87fAdqBqz/Spl94l4EPl66SQHJtTFWCUatRocwJqA0lRYKG84RbmD nFGVirKIfswh0CXCUiqKChK+BnGXenZUwG3ad+9Zd0oxjIlChO6JZYurkw0QnjzVnDG1 lPnsmVNmuA/EnkN0sMwLeR00+KyR1IRPL7KZ7EfBYWR3SN6roAct15ONF94ePj6BLG1g bm0AseiCvZ5vYLptp/afv9T75AjUmbPHk97NCeM18TCxbRUdKZWWjpeh69NftDoK+ZzW Wazw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=RXGJUDtV43vtkJcjcMqswspwSUTkhQ4p8WwX+rLLTcY=; b=salfWcRo30WHCrmeST9CuN/hqPCL8QJkQp1x5ua5AL9q0rhGmxxsULlKn5u/9uN6o8 0DV92PKY6NDsNbtnoFc50qjXOuyh7ttNGYY9AivWYlMOoUdcL+WRwHOcWTHEEp5+baMN DPU02oMP7FT86t72Is4zZJ/l6UdauG64hFCHwNCkd0s8we2woauw0oJu5RJYI+Sdgcrg 2gu5tE2D0UBh9PKGl6ivRInBSdvZld9QVRL/L+ShdTWw+wwhPsLhCMEMjaZMNuiTVAbw GCc2v+y5k7a/hsSCYo7PbeAWSMRUGeqj+4Q1JCp4LNaba0Pypqjwwg5EN3d47l+R8xlf /gGg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="YdHo/8Vl"; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m1si11041993pfi.286.2018.12.17.01.46.48; Mon, 17 Dec 2018 01:46:48 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="YdHo/8Vl"; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732161AbeLQJqq (ORCPT + 6 others); Mon, 17 Dec 2018 04:46:46 -0500 Received: from mail-wr1-f67.google.com ([209.85.221.67]:46426 "EHLO mail-wr1-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1732103AbeLQJqq (ORCPT ); Mon, 17 Dec 2018 04:46:46 -0500 Received: by mail-wr1-f67.google.com with SMTP id l9so11499003wrt.13 for ; Mon, 17 Dec 2018 01:46:44 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=RXGJUDtV43vtkJcjcMqswspwSUTkhQ4p8WwX+rLLTcY=; b=YdHo/8VlDHD/XH++DFycOyIheMQnzZsvbLugbbHc7UQZcNUmGcurmALjHh0qfwqFAO 1+iCxmpXAHraLrtCGrNtgw+bXyRr78aSb9mf48IqnDu5imbXEZUUX1TX6gKmuvSg36qY kgiE0JP7rrL6FXcVFIc/RRM5iiPPqO1AIgK5Y= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=RXGJUDtV43vtkJcjcMqswspwSUTkhQ4p8WwX+rLLTcY=; b=JSp/Xu2TWSbdKlI0O20Sm53bsBfnnwrZ2Jutvt0xbGerAUPNlzvvbUv1SRwMKX3rsJ 5H1UXQkyHCP+fnYrY0zouk1He9DppFg9CiCkMaMnrWUJ1GdVnm5AHTxTwv+pjBZgIjYE PSL7br7QTKVWclY4WL8IEpY9KsJK7Yuo3Qeacm6C+6rvTtz01q8zXQW7uOQvpfyo44n9 g7rs/69aTA5Qj3a6lb693bmRVdNGF75IDI1DX/vEbFZoocMdJdHusBpgE8rZJFsDBlHf YRABFVzGReluRCPvr520c0K+oJOKbCkTLuUohyXLOrdWC30/BFBZdw5Z2Y7BQpWqL6pL LIzA== X-Gm-Message-State: AA+aEWaXcqVUweRGpjAcR9SYz51ApQATcmKQGdRQ9YxpfchgCiFNnKpy w+nQhKyQp4YyT5bXkp44cD5Mdw== X-Received: by 2002:adf:c042:: with SMTP id c2mr10420188wrf.158.1545040003249; Mon, 17 Dec 2018 01:46:43 -0800 (PST) Received: from localhost.localdomain (58.red-81-47-145.staticip.rima-tde.net. [81.47.145.58]) by smtp.gmail.com with ESMTPSA id h12sm28878113wma.48.2018.12.17.01.46.41 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 17 Dec 2018 01:46:42 -0800 (PST) From: Jorge Ramirez-Ortiz To: jorge.ramirez-ortiz@linaro.org, robh+dt@kernel.org, mark.rutland@arm.com, andy.gross@linaro.org, david.brown@linaro.org, sboyd@kernel.org, will.deacon@arm.com, mturquette@baylibre.com, jassisinghbrar@gmail.com Cc: bjorn.andersson@linaro.org, vkoul@kernel.org, niklas.cassel@linaro.org, sibis@codeaurora.org, georgi.djakov@linaro.org, arnd@arndb.de, horms+renesas@verge.net.au, heiko@sntech.de, enric.balletbo@collabora.com, jagan@amarulasolutions.com, olof@lixom.net, amit.kucheria@linaro.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH 04/13] dt-bindings: mailbox: qcom: Add clock-name optional property Date: Mon, 17 Dec 2018 10:46:21 +0100 Message-Id: <1545039990-19984-5-git-send-email-jorge.ramirez-ortiz@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1545039990-19984-1-git-send-email-jorge.ramirez-ortiz@linaro.org> References: <1545039990-19984-1-git-send-email-jorge.ramirez-ortiz@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org When the APCS clock is registered (platform dependent), it retrieves its parent names from hardcoded values in the driver. The following commit allows the DT node to provide such clock names to the platform data based clock driver therefore avoiding having to explicitly embed those names in the clock driver source code. Co-developed-by: Niklas Cassel Signed-off-by: Niklas Cassel Signed-off-by: Jorge Ramirez-Ortiz --- .../bindings/mailbox/qcom,apcs-kpss-global.txt | 21 +++++++++++++++++++++ 1 file changed, 21 insertions(+) -- 2.7.4 diff --git a/Documentation/devicetree/bindings/mailbox/qcom,apcs-kpss-global.txt b/Documentation/devicetree/bindings/mailbox/qcom,apcs-kpss-global.txt index 1232fc9..f252439 100644 --- a/Documentation/devicetree/bindings/mailbox/qcom,apcs-kpss-global.txt +++ b/Documentation/devicetree/bindings/mailbox/qcom,apcs-kpss-global.txt @@ -23,6 +23,10 @@ platforms. Value type: Definition: phandle to the input PLL, which feeds the APCS mux/divider + Usage: required if #clock-names property is present + Value type: + Definition: phandles to the two parent clocks of the clock driver. + - #mbox-cells: Usage: required Value type: @@ -33,6 +37,12 @@ platforms. Value type: Definition: as described in clock.txt, must be 0 +- clock-names: + Usage: required if the platform data based clock driver needs to + retrieve the parent clock names from device tree. + This will requires two mandatory clocks to be defined. + Value type: + Definition: must be "aux" and "pll" = EXAMPLE The following example describes the APCS HMSS found in MSM8996 and part of the @@ -65,3 +75,14 @@ Below is another example of the APCS binding on MSM8916 platforms: clocks = <&a53pll>; #clock-cells = <0>; }; + +Below is another example of the APCS binding on QCS404 platforms: + + apcs_glb: mailbox@b011000 { + compatible = "qcom,qcs404-apcs-apps-global", "syscon"; + reg = <0x0b011000 0x1000>; + #mbox-cells = <1>; + clocks = <&gcc GCC_GPLL0_AO_OUT_MAIN>, <&apcs_hfpll>; + clock-names = "aux", "pll"; + #clock-cells = <0>; + };