From patchwork Mon Dec 17 09:46:29 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jorge Ramirez-Ortiz X-Patchwork-Id: 153967 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp2265997ljp; Mon, 17 Dec 2018 01:47:04 -0800 (PST) X-Google-Smtp-Source: AFSGD/WJRvIwMhY68RVB3ehclqO/UIEHwemfzYi10WRY3P+jbYp6ivKP5Fy8xiqBjlCthKk+Eks9 X-Received: by 2002:a65:560e:: with SMTP id l14mr8349097pgs.168.1545040023892; Mon, 17 Dec 2018 01:47:03 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1545040023; cv=none; d=google.com; s=arc-20160816; b=SAYjE9/J+D3HnGZ0MBtIQ5FSR24ijUMKxFWrEnxF7I1VlTNlV2xsGcIhX60RH2Tel0 Oej4Tbc5KZm/reDIhPUbCvk+9jFaKzC/Zcj3XJh0rH7Fm/EZZ0SXlgoskWQDn7MjcXwV RSvLj2zBrAQIYTb9LxYf+SF8DQiuIgUjpVQcXOEzzepu8DUL/7hgtKFCVUC5+DD74Qce 50Qksi086GUDItyyxgtysgg/RT320+7wo39hAifbqEVYl+ySCa9ia0/Q43yiWINSlSLL OM0cpAmC6QWuxZ3shnpU21PByOtS5toVpbqT2B31FySMh3KqjSDd0gRSpNQdjGBm1G00 jL7Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=trBOZeUZ42tXHraYvTz2rphVlhKTWLVThNKSv6QZHLQ=; b=F+HO0BDRTqRjQ1w8YOP213etGkpmMTsRig8//nki6ETaa9fJTRoTT7+Uyx4T7XXnXK +MW4PXXA5+gtSclDlZb+Ihjcb/ES65dstru7g8U7PyBDdcXSsqVlTsuVyVM7G1XGX4bU 9tDZMIAwvGsVFRlz7jhqk4mL4gV6373dzqtg8lShLNKDp3bM5cpRTufb2L1J6ImUa0Zj DGB9mtBztEl6SX61sXJhxgaYXCQJ+CBVMhHqbVBpfeHEKJXLzsjU2jfp/68TTIF9n4UG l5U7vwRKnAfbpHKr7INIgjWC6+8l6tsCHWgc3U8T7WJ5xxtgDwQtJT5BqknQm34Z23I5 7FwA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=FoJRxte5; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w12si10115947ply.404.2018.12.17.01.47.03; Mon, 17 Dec 2018 01:47:03 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=FoJRxte5; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732242AbeLQJrB (ORCPT + 6 others); Mon, 17 Dec 2018 04:47:01 -0500 Received: from mail-wr1-f65.google.com ([209.85.221.65]:41063 "EHLO mail-wr1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1732225AbeLQJrB (ORCPT ); Mon, 17 Dec 2018 04:47:01 -0500 Received: by mail-wr1-f65.google.com with SMTP id x10so11529170wrs.8 for ; Mon, 17 Dec 2018 01:46:59 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=trBOZeUZ42tXHraYvTz2rphVlhKTWLVThNKSv6QZHLQ=; b=FoJRxte5GxIjPmcVqIEkGM+x/BCDOU1h6ZYf63+VJDb0xLs7ryQZiUSVsBlpThKX4v PfyLuqhwQ6UN1N4rbF/rM5NLdCLQ6rat3x8M7claAyBkDAxKuY9R6FhHE2KAhflZaF1D 6sPl5ernAuDWw9WtWPeZVPzpwnpQ/nYk27+hQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=trBOZeUZ42tXHraYvTz2rphVlhKTWLVThNKSv6QZHLQ=; b=ezdReM4FFkxGffyQQjm3JOgB+/WyZxqbjN8eBU8ZrnTZWufoARDm+kWzhhYfG9fjbf SxOIRH9D9E3pUkyy2KYZoLDDklivIFgu/FUB5nLjIMfD0PoJ0in/7GWh4Xml6b4U3WRd mCR7gcsHFtGYUhlJSujVBgNsmFPfzpMachz/EOoXgYaTaxGdEFymciu6oNDcmfcstpcz 0ixFjG4iScyNmMie6jjwR4rVBel75xgBo1epUW4Gt5CMYtOqsTElFpgoyAQw3E0Cp1M0 2EoyUuvKpsTYScAIGs5G1emzmYanqJZQPlsGHXlbH47KrC2CNmspyox2sk6qN0bID5u9 Ma4g== X-Gm-Message-State: AA+aEWbfT9EmWPBFUq/AMCJfbQMBzz4uV1ynbsXyv9gTNnxzJwoM+GHo lI1k614+Cgola1TOHeBs0znP0w== X-Received: by 2002:a5d:488f:: with SMTP id g15mr9993063wrq.15.1545040019026; Mon, 17 Dec 2018 01:46:59 -0800 (PST) Received: from localhost.localdomain (58.red-81-47-145.staticip.rima-tde.net. [81.47.145.58]) by smtp.gmail.com with ESMTPSA id h12sm28878113wma.48.2018.12.17.01.46.57 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 17 Dec 2018 01:46:58 -0800 (PST) From: Jorge Ramirez-Ortiz To: jorge.ramirez-ortiz@linaro.org, robh+dt@kernel.org, mark.rutland@arm.com, andy.gross@linaro.org, david.brown@linaro.org, sboyd@kernel.org, will.deacon@arm.com, mturquette@baylibre.com, jassisinghbrar@gmail.com Cc: bjorn.andersson@linaro.org, vkoul@kernel.org, niklas.cassel@linaro.org, sibis@codeaurora.org, georgi.djakov@linaro.org, arnd@arndb.de, horms+renesas@verge.net.au, heiko@sntech.de, enric.balletbo@collabora.com, jagan@amarulasolutions.com, olof@lixom.net, amit.kucheria@linaro.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH 12/13] arm64: dts: qcom: qcs404: Add cpufreq support Date: Mon, 17 Dec 2018 10:46:29 +0100 Message-Id: <1545039990-19984-13-git-send-email-jorge.ramirez-ortiz@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1545039990-19984-1-git-send-email-jorge.ramirez-ortiz@linaro.org> References: <1545039990-19984-1-git-send-email-jorge.ramirez-ortiz@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Support CPU frequency scaling on qcs404. Co-developed-by: Niklas Cassel Signed-off-by: Niklas Cassel Signed-off-by: Jorge Ramirez-Ortiz --- arch/arm64/boot/dts/qcom/qcs404.dtsi | 8 ++++++++ 1 file changed, 8 insertions(+) -- 2.7.4 Reviewed-by: Bjorn Andersson diff --git a/arch/arm64/boot/dts/qcom/qcs404.dtsi b/arch/arm64/boot/dts/qcom/qcs404.dtsi index 2d9e70e..5a14887 100644 --- a/arch/arm64/boot/dts/qcom/qcs404.dtsi +++ b/arch/arm64/boot/dts/qcom/qcs404.dtsi @@ -30,6 +30,8 @@ reg = <0x100>; enable-method = "psci"; next-level-cache = <&L2_0>; + clocks = <&apcs_glb>; + operating-points-v2 = <&cpu_opp_table>; }; CPU1: cpu@101 { @@ -38,6 +40,8 @@ reg = <0x101>; enable-method = "psci"; next-level-cache = <&L2_0>; + clocks = <&apcs_glb>; + operating-points-v2 = <&cpu_opp_table>; }; CPU2: cpu@102 { @@ -46,6 +50,8 @@ reg = <0x102>; enable-method = "psci"; next-level-cache = <&L2_0>; + clocks = <&apcs_glb>; + operating-points-v2 = <&cpu_opp_table>; }; CPU3: cpu@103 { @@ -54,6 +60,8 @@ reg = <0x103>; enable-method = "psci"; next-level-cache = <&L2_0>; + clocks = <&apcs_glb>; + operating-points-v2 = <&cpu_opp_table>; }; L2_0: l2-cache {