From patchwork Tue Nov 14 08:52:43 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Benjamin Gaignard X-Patchwork-Id: 118861 Delivered-To: patch@linaro.org Received: by 10.140.22.164 with SMTP id 33csp2785062qgn; Tue, 14 Nov 2017 00:54:18 -0800 (PST) X-Google-Smtp-Source: AGs4zMYZcvgoPD7XTM/9Uke4gaovgbOI1OXK+EFvXlpMPxHAKY+5P7rkC1hdt3ZS50Q1cWr5ATL4 X-Received: by 10.99.139.199 with SMTP id j190mr11271501pge.375.1510649658328; Tue, 14 Nov 2017 00:54:18 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1510649658; cv=none; d=google.com; s=arc-20160816; b=FQHimgMydheuLxLMv6A3vHARekP8uodMOK6TzOq1S/wNG55hfYkfVWxIVz8p0fuZKU AAF3vmLY4kC6S6ambC088SK4Ak5XKLuzQRBI/6C6l/YSl/pGnWzGHCGPdo9BsK1FMrGL XCjXR4rNuwobcluguLtl7EFJh9RfyPbA5b/EMSHAeGaqYoo/V+yx/AZOntW5p5hLGvyr h/ZVJ2B1tp9+tXZ+fYj8Ib3bEboKM8J4gEKUaweYbe5NhDDBkyyB1irgM1KKcFZGIvsE /fWOrm45MVqeDj9hpVtE/ZJGJC/5dDiB5iZXVlPiubJANoaFjtYod6i9MGWmdsFYXXQ9 jKOw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=NT6DGpAP9ckdkQrPy3k+I/7I2IiWmGsZgCdHvettAXw=; b=p+93YnzqnS0Krw8TBNa1HepFXZq6bjtvjpWjuBoXmtE2lrplSmuMe+4zNv01jTuWgA cFyZi7zx7VLkHjLZTz0eZuKbimHCf4Ogl+NoCot4N11I2nBoeMYLTswUvzlbZoNwcNZy B5/CmB8WCgI03mEcdQKogbuVMQqqq0O+nPh1Cavu3dvV+sk38ALiHHv+iCOV0rqBi7NP ePgoTzqYSlhrC6DzUybcaPPRO2yKLvYXfHoHuVzWSlvt0B9qJEaj/ie+PaRS+AhTIzM2 xfQB6dVLm+T1wg3PPZDV/I/lkgK7edt1KZ9UH92B48skuUA2N030O9s4OiRiDZx0Mqpt oudQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=T8lq0x5K; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id x8si11130279pgq.460.2017.11.14.00.54.18; Tue, 14 Nov 2017 00:54:18 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=T8lq0x5K; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751872AbdKNIyR (ORCPT + 6 others); Tue, 14 Nov 2017 03:54:17 -0500 Received: from mail-wm0-f65.google.com ([74.125.82.65]:52790 "EHLO mail-wm0-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753220AbdKNIxe (ORCPT ); Tue, 14 Nov 2017 03:53:34 -0500 Received: by mail-wm0-f65.google.com with SMTP id t139so20299743wmt.1 for ; Tue, 14 Nov 2017 00:53:33 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=2xZrvZ3e33zZlEvHpmSdoaik8mhBtquzrft5bq99r4U=; b=T8lq0x5KNub1jWXlHuRxJLJuHwThhc4Tbt0dvlfvpWQ3A88+fEX3xxilBm+hemar1l v5rM9zrr/2FLeS9OeeriaZUz26xYKeF8O3RSbwVsc+nq1gNv/oZkWpfj9nqnuNrasa79 Np7GaINttURzTJEaC91yvXj0brgjAjP2ZpVXs= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=2xZrvZ3e33zZlEvHpmSdoaik8mhBtquzrft5bq99r4U=; b=I37L5UIP1Eoog7H3YLrmDerb6Tuj51KTRfkU1Po7Cm4s4XbT6lAoXDa4sAmATAxC+L oTXD+uCKt8UOkcUpy/JUAq7ALBMAm7JUlwDJ9EhEGmxVLFphAnKzFQivFeCaaq1XPMgP MLFcv1GCXcGz7SV2o3EQrINqVD0RKOQirkQ9+rofCR8kh7Uwy6d15EQii4nzgetcA/v8 3+D/JeoCKuXWdY3O0y+ANvfs+X8yO5cDwiO5MRXjM1SjYokS6ecNLgLnr9C2ieDThbPS 7iPehcoaQuTKCJv8D3mrJvOE0Fc7b6wEeW9e9PhswwLBrj4BTi3Gr3iQiABtiThR7KS9 KEAQ== X-Gm-Message-State: AJaThX7b5CGZXO3WM5GFma7YcyfUIa4fylr2ZfLK9HeinbVKipPDejkf hG+cU8ctUeUHrKR52SAtn0WLqw== X-Received: by 10.28.150.144 with SMTP id y138mr8676495wmd.145.1510649612871; Tue, 14 Nov 2017 00:53:32 -0800 (PST) Received: from lmecxl0911.lme.st.com ([80.215.205.30]) by smtp.gmail.com with ESMTPSA id g28sm22894551wra.31.2017.11.14.00.53.30 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 14 Nov 2017 00:53:32 -0800 (PST) From: Benjamin Gaignard To: robh+dt@kernel.org, mark.rutland@arm.com, linux@armlinux.org.uk, mcoquelin.stm32@gmail.com, alexandre.torgue@st.com, daniel.lezcano@linaro.org, tglx@linutronix.de, ludovic.barre@st.com, julien.thierry@arm.com, sudeep.holla@arm.com, arnd@arndb.de Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Benjamin Gaignard Subject: [PATCH v8 6/6] arm: dts: stm32: remove useless clocksource nodes Date: Tue, 14 Nov 2017 09:52:43 +0100 Message-Id: <1510649563-22975-7-git-send-email-benjamin.gaignard@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1510649563-22975-1-git-send-email-benjamin.gaignard@linaro.org> References: <1510649563-22975-1-git-send-email-benjamin.gaignard@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org 16 bits timers aren't accurate enough to be used as clocksource, remove them from stm32f4 and stm32f7 devicetree. Signed-off-by: Benjamin Gaignard --- arch/arm/boot/dts/stm32f429.dtsi | 32 -------------------------------- arch/arm/boot/dts/stm32f746.dtsi | 32 -------------------------------- 2 files changed, 64 deletions(-) -- 2.7.4 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/arch/arm/boot/dts/stm32f429.dtsi b/arch/arm/boot/dts/stm32f429.dtsi index dd7e99b..ac9a3e6 100644 --- a/arch/arm/boot/dts/stm32f429.dtsi +++ b/arch/arm/boot/dts/stm32f429.dtsi @@ -108,14 +108,6 @@ }; }; - timer3: timer@40000400 { - compatible = "st,stm32-timer"; - reg = <0x40000400 0x400>; - interrupts = <29>; - clocks = <&rcc 0 STM32F4_APB1_CLOCK(TIM3)>; - status = "disabled"; - }; - timers3: timers@40000400 { #address-cells = <1>; #size-cells = <0>; @@ -137,14 +129,6 @@ }; }; - timer4: timer@40000800 { - compatible = "st,stm32-timer"; - reg = <0x40000800 0x400>; - interrupts = <30>; - clocks = <&rcc 0 STM32F4_APB1_CLOCK(TIM4)>; - status = "disabled"; - }; - timers4: timers@40000800 { #address-cells = <1>; #size-cells = <0>; @@ -194,14 +178,6 @@ }; }; - timer6: timer@40001000 { - compatible = "st,stm32-timer"; - reg = <0x40001000 0x400>; - interrupts = <54>; - clocks = <&rcc 0 STM32F4_APB1_CLOCK(TIM6)>; - status = "disabled"; - }; - timers6: timers@40001000 { #address-cells = <1>; #size-cells = <0>; @@ -218,14 +194,6 @@ }; }; - timer7: timer@40001400 { - compatible = "st,stm32-timer"; - reg = <0x40001400 0x400>; - interrupts = <55>; - clocks = <&rcc 0 STM32F4_APB1_CLOCK(TIM7)>; - status = "disabled"; - }; - timers7: timers@40001400 { #address-cells = <1>; #size-cells = <0>; diff --git a/arch/arm/boot/dts/stm32f746.dtsi b/arch/arm/boot/dts/stm32f746.dtsi index 5633860..a9077e6 100644 --- a/arch/arm/boot/dts/stm32f746.dtsi +++ b/arch/arm/boot/dts/stm32f746.dtsi @@ -82,22 +82,6 @@ status = "disabled"; }; - timer3: timer@40000400 { - compatible = "st,stm32-timer"; - reg = <0x40000400 0x400>; - interrupts = <29>; - clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM3)>; - status = "disabled"; - }; - - timer4: timer@40000800 { - compatible = "st,stm32-timer"; - reg = <0x40000800 0x400>; - interrupts = <30>; - clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM4)>; - status = "disabled"; - }; - timer5: timer@40000c00 { compatible = "st,stm32-timer"; reg = <0x40000c00 0x400>; @@ -105,22 +89,6 @@ clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM5)>; }; - timer6: timer@40001000 { - compatible = "st,stm32-timer"; - reg = <0x40001000 0x400>; - interrupts = <54>; - clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM6)>; - status = "disabled"; - }; - - timer7: timer@40001400 { - compatible = "st,stm32-timer"; - reg = <0x40001400 0x400>; - interrupts = <55>; - clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM7)>; - status = "disabled"; - }; - rtc: rtc@40002800 { compatible = "st,stm32-rtc"; reg = <0x40002800 0x400>;