From patchwork Thu May 25 15:57:08 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Leo Yan X-Patchwork-Id: 100520 Delivered-To: patch@linaro.org Received: by 10.140.96.100 with SMTP id j91csp830662qge; Thu, 25 May 2017 08:59:34 -0700 (PDT) X-Received: by 10.98.87.87 with SMTP id l84mr46500224pfb.173.1495727974866; Thu, 25 May 2017 08:59:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1495727974; cv=none; d=google.com; s=arc-20160816; b=XNCsh31MrlT1u/erEctgGM+rZ/cTbR09ymGU88bDSisIoi1zqpUd1WOmGWtV1DGkKg /fTlcVuRFJDHdJL0TGo1/BkpDQUl9L8x0ZlX2/vcCLc4KwXLF20KLSXjVWXSVztnZk1y CF1eOOQebhpmwOigXBxvj+OW6stIP8QirsLldwO55hf6pwI3HVO+XqAJtzjDKLCQnSHu mR64X29kHsrBAymMTPJQwo0vn/Mp/fUAq23OWdS3+eu668HjdMQT2bA4748Y/mX+5I1g kq3+/bMbfrLXjo9ehCq6hzTgIxQyuHcusuYtdx68u6QxkCFMPYG1a/aJIA/iZ1dUw+/V D5WA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=Y0wDk1mVLpoELvrA+85SCjiS4pABVGzEFnxGYeuZbtE=; b=CAt+hUMzqaeae74wR69VbMjfm7NUqXYlfh5dPZ03dsXGeiXFB9Q8KEtBwz/WMwImXh y90iBV6VVfMa9WAxfPwVfyGa6YtUqecljPz/bbmvIF+qwilOI6B5z323N4ufD7XZUvX+ Liit5tLAXl3LUhspo06fyxNAJNbyaqSlAtcyvN/HFzoHWN9y5Ax2G++mnXwKmlpGLJd9 k+P5nC3ymHXyLZSl2NmBZ7pcDjGrTRc9Rhj30/9JQ4PZFPUBQyLObybXlbAeX1zssYtr D8RW2Irj+13yuh5yIDk40GsDzT8+pZtlaodnK/geDIXB9WMeYsqZbhsQ0CCjcIl1sdh+ ncOg== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c2si28602172pfg.158.2017.05.25.08.59.34; Thu, 25 May 2017 08:59:34 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1165363AbdEYP73 (ORCPT + 7 others); Thu, 25 May 2017 11:59:29 -0400 Received: from mail-pf0-f179.google.com ([209.85.192.179]:35566 "EHLO mail-pf0-f179.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1165359AbdEYP7Y (ORCPT ); Thu, 25 May 2017 11:59:24 -0400 Received: by mail-pf0-f179.google.com with SMTP id n23so171168454pfb.2 for ; Thu, 25 May 2017 08:59:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=TCzWnzJHkW2SFRPz4eiJs5qhJ0x1GgU4cRW9E8ItAJo=; b=Cwb0hD4R9J+L8ndPyJ69DHRW3IRJqMIyEkRDT7FZYHcHtx3JfYlhwHIJGWY28Vppse exJ9QPkMUYEOV3Wks/CRvc14VMlxdSeqJAhFvsS3eY36XtCBVkF/R3Bm9hZIqI8+0VZA ZThftVLdo4ti4omozPqmw603APE7PlrEz1xYY= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=TCzWnzJHkW2SFRPz4eiJs5qhJ0x1GgU4cRW9E8ItAJo=; b=beYiacM0rA0/b4XP6yl90BQbhRO8ugdj3mQH9WwuA3l+SqSOOHuKIU0+FrujqsYheL 7mCinWkCKW4Yo1fe68x8oztsKSz5ypaMMFtQr9EJqUmbD0BxV8dwuw+U+tRH/QcgC8ab WogAHRdUyArNggiQKSaxW/seWhaC7WW6y4YokncXtBV39oelt7VaQ0bo4LVOxvoJ4CGk olRQo6G2MtUTagfBxiq9PwIKoN7Z7smKwA800Zk0ljnAUsixD/AxtlQiDSWX5Hj7XQQr gwuhz4Y+fVTe3DsD5iWgcsyYknGBAEbO/HIUbFblUUJqcLFgSy2ncSi3ksk4/DhWFTmF HDVw== X-Gm-Message-State: AODbwcC+tPaQyAwkpCgnu80VWjDY12znUPnLHc/zTCjiqVtOj+NjTRLu a26IwiP9NO3lSpye X-Received: by 10.99.127.89 with SMTP id p25mr46685119pgn.92.1495727964085; Thu, 25 May 2017 08:59:24 -0700 (PDT) Received: from localhost.localdomain (li1068-205.members.linode.com. [106.184.3.205]) by smtp.gmail.com with ESMTPSA id o76sm16355942pfi.119.2017.05.25.08.59.14 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 25 May 2017 08:59:23 -0700 (PDT) From: Leo Yan To: Jonathan Corbet , Mathieu Poirier , Rob Herring , Mark Rutland , Wei Xu , Catalin Marinas , Will Deacon , Andy Gross , David Brown , Greg Kroah-Hartman , Suzuki K Poulose , linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org, Stephen Boyd , Mike Leach Cc: Leo Yan Subject: [PATCH v13 1/9] coresight: bindings for CPU debug module Date: Thu, 25 May 2017 23:57:08 +0800 Message-Id: <1495727836-30094-2-git-send-email-leo.yan@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1495727836-30094-1-git-send-email-leo.yan@linaro.org> References: <1495727836-30094-1-git-send-email-leo.yan@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org According to ARMv8 architecture reference manual (ARM DDI 0487A.k) Chapter 'Part H: External debug', the CPU can integrate debug module and it can support self-hosted debug and external debug. Especially for supporting self-hosted debug, this means the program can access the debug module from mmio region; and usually the mmio region is integrated with coresight. So add document for binding debug component, includes binding to APB clock; and also need specify the CPU node which the debug module is dedicated to specific CPU. Suggested-by: Mike Leach Reviewed-by: Mathieu Poirier Reviewed-by: Suzuki K Poulose Acked-by: Rob Herring Signed-off-by: Leo Yan --- .../bindings/arm/coresight-cpu-debug.txt | 49 ++++++++++++++++++++++ 1 file changed, 49 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/coresight-cpu-debug.txt -- 2.7.4 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/Documentation/devicetree/bindings/arm/coresight-cpu-debug.txt b/Documentation/devicetree/bindings/arm/coresight-cpu-debug.txt new file mode 100644 index 0000000..2982912 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/coresight-cpu-debug.txt @@ -0,0 +1,49 @@ +* CoreSight CPU Debug Component: + +CoreSight CPU debug component are compliant with the ARMv8 architecture +reference manual (ARM DDI 0487A.k) Chapter 'Part H: External debug'. The +external debug module is mainly used for two modes: self-hosted debug and +external debug, and it can be accessed from mmio region from Coresight +and eventually the debug module connects with CPU for debugging. And the +debug module provides sample-based profiling extension, which can be used +to sample CPU program counter, secure state and exception level, etc; +usually every CPU has one dedicated debug module to be connected. + +Required properties: + +- compatible : should be "arm,coresight-cpu-debug"; supplemented with + "arm,primecell" since this driver is using the AMBA bus + interface. + +- reg : physical base address and length of the register set. + +- clocks : the clock associated to this component. + +- clock-names : the name of the clock referenced by the code. Since we are + using the AMBA framework, the name of the clock providing + the interconnect should be "apb_pclk" and the clock is + mandatory. The interface between the debug logic and the + processor core is clocked by the internal CPU clock, so it + is enabled with CPU clock by default. + +- cpu : the CPU phandle the debug module is affined to. When omitted + the module is considered to belong to CPU0. + +Optional properties: + +- power-domains: a phandle to the debug power domain. We use "power-domains" + binding to turn on the debug logic if it has own dedicated + power domain and if necessary to use "cpuidle.off=1" or + "nohlt" in the kernel command line or sysfs node to + constrain idle states to ensure registers in the CPU power + domain are accessible. + +Example: + + debug@f6590000 { + compatible = "arm,coresight-cpu-debug","arm,primecell"; + reg = <0 0xf6590000 0 0x1000>; + clocks = <&sys_ctrl HI6220_DAPB_CLK>; + clock-names = "apb_pclk"; + cpu = <&cpu0>; + };