From patchwork Tue Apr 18 01:17:21 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Zhangfei Gao X-Patchwork-Id: 97515 Delivered-To: patch@linaro.org Received: by 10.140.109.52 with SMTP id k49csp1580014qgf; Mon, 17 Apr 2017 18:17:51 -0700 (PDT) X-Received: by 10.99.119.4 with SMTP id s4mr13904616pgc.71.1492478271726; Mon, 17 Apr 2017 18:17:51 -0700 (PDT) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h16si12806034pli.322.2017.04.17.18.17.51; Mon, 17 Apr 2017 18:17:51 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754971AbdDRBRu (ORCPT + 7 others); Mon, 17 Apr 2017 21:17:50 -0400 Received: from mail-pf0-f176.google.com ([209.85.192.176]:36796 "EHLO mail-pf0-f176.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753721AbdDRBRt (ORCPT ); Mon, 17 Apr 2017 21:17:49 -0400 Received: by mail-pf0-f176.google.com with SMTP id 194so33735002pfv.3 for ; Mon, 17 Apr 2017 18:17:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=ojB6MCXNye04oE1iW905ReAszJG/hi5aIOSEKLX79vw=; b=FSXXMmw4Jt5Ry7OP6Wvb1DpOJ8R3cjvTELttY1QDUanoiLtQSsoVOlLxRgF8HLXi36 S8PaNNO9mWffVUrNTBN4WV/pbNkp+KUFGArK6jHtXkO4bTYH1W9H1mDwzksLdYUqldS4 Zc2GUlThkjDuAsJXdrgCzuUX+MflsT41s4AZg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=ojB6MCXNye04oE1iW905ReAszJG/hi5aIOSEKLX79vw=; b=rmfgKdorOB+NHghxeVJsI/6h8WrRD8JXe0IhcpxSc44DcyrHJopSksaKhwRolWxCBL iamIuVOuRsrgJ9G+GK40iMgpqA3FrnOxxYIHk5W7U7COY1h9wIpPdclJhRAgOf8vwtNY Je3v9jNg+YM5Tx4tqjccQUeAUnPn+pCM0HOh1OgBiHfuD7WfuQGeZpyNbKzuvfpqehD2 J5EDimbGojh/PLp9AGTne1y8CJS9WJu6Kaz3w82jhCt9hUUNB4aSaP59oPli2JbxcUtu Pb7X042Orke8orMXqo3BOVrYciirxUpZzGS77hX7c0v/+znya5SDuFpk4FRZB72yIggS wgPw== X-Gm-Message-State: AN3rC/4e75i5w7M8zyWojA3C+pFNrmfaS+17oj68usUl6pgQsd8rSqif v8fMGT9akutU1EEN X-Received: by 10.84.232.197 with SMTP id x5mr19241542plm.85.1492478268686; Mon, 17 Apr 2017 18:17:48 -0700 (PDT) Received: from localhost.localdomain ([104.237.91.92]) by smtp.gmail.com with ESMTPSA id t5sm20163049pgb.58.2017.04.17.18.17.39 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 17 Apr 2017 18:17:47 -0700 (PDT) From: Zhangfei Gao To: Stephen Boyd , Rob Herring , guodong Xu , xuwei5@hisilicon.com Cc: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, Zhangfei Gao , Li Pengcheng Subject: [PATCH 1/2] clk: hi6220: add acpu clock Date: Tue, 18 Apr 2017 09:17:21 +0800 Message-Id: <1492478242-16146-1-git-send-email-zhangfei.gao@linaro.org> X-Mailer: git-send-email 2.7.4 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add acpu clock, including sft clock controlling hi6220 coresight module Signed-off-by: Zhangfei Gao Signed-off-by: Li Pengcheng --- .../devicetree/bindings/clock/hi6220-clock.txt | 1 + drivers/clk/hisilicon/clk-hi6220.c | 23 ++++++++++++++++++++++ include/dt-bindings/clock/hi6220-clock.h | 4 ++++ 3 files changed, 28 insertions(+) -- 2.7.4 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Acked-by: Rob Herring diff --git a/Documentation/devicetree/bindings/clock/hi6220-clock.txt b/Documentation/devicetree/bindings/clock/hi6220-clock.txt index e4d5fea..ef3deb7 100644 --- a/Documentation/devicetree/bindings/clock/hi6220-clock.txt +++ b/Documentation/devicetree/bindings/clock/hi6220-clock.txt @@ -11,6 +11,7 @@ Required Properties: - compatible: the compatible should be one of the following strings to indicate the clock controller functionality. + - "hisilicon,hi6220-acpu-sctrl" - "hisilicon,hi6220-aoctrl" - "hisilicon,hi6220-sysctrl" - "hisilicon,hi6220-mediactrl" diff --git a/drivers/clk/hisilicon/clk-hi6220.c b/drivers/clk/hisilicon/clk-hi6220.c index 2ae151c..fc8813f 100644 --- a/drivers/clk/hisilicon/clk-hi6220.c +++ b/drivers/clk/hisilicon/clk-hi6220.c @@ -285,3 +285,26 @@ static void __init hi6220_clk_power_init(struct device_node *np) ARRAY_SIZE(hi6220_div_clks_power), clk_data); } CLK_OF_DECLARE(hi6220_clk_power, "hisilicon,hi6220-pmctrl", hi6220_clk_power_init); + + +/* clocks in acpu */ +static const struct hisi_gate_clock hi6220_acpu_sc_gate_sep_clks[] = { + { HI6220_ACPU_SFT_AT_S, "sft_at_s", "cs_atb", + CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, 0xc, 11, 0, }, +}; + +static void __init hi6220_clk_acpu_init(struct device_node *np) +{ + struct hisi_clock_data *clk_data; + int nr = ARRAY_SIZE(hi6220_acpu_sc_gate_sep_clks); + + clk_data = hisi_clk_init(np, nr); + if (!clk_data) + return; + + hisi_clk_register_gate_sep(hi6220_acpu_sc_gate_sep_clks, + ARRAY_SIZE(hi6220_acpu_sc_gate_sep_clks), + clk_data); +} + +CLK_OF_DECLARE(hi6220_clk_acpu, "hisilicon,hi6220-acpu-sctrl", hi6220_clk_acpu_init); diff --git a/include/dt-bindings/clock/hi6220-clock.h b/include/dt-bindings/clock/hi6220-clock.h index b8ba665..409cc02 100644 --- a/include/dt-bindings/clock/hi6220-clock.h +++ b/include/dt-bindings/clock/hi6220-clock.h @@ -174,4 +174,8 @@ #define HI6220_DDRC_AXI1 7 #define HI6220_POWER_NR_CLKS 8 + +/* clk in Hi6220 acpu sctrl */ +#define HI6220_ACPU_SFT_AT_S 0 + #endif