From patchwork Wed Mar 23 19:47:16 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Srinivas Kandagatla X-Patchwork-Id: 64265 Delivered-To: patch@linaro.org Received: by 10.112.199.169 with SMTP id jl9csp232445lbc; Wed, 23 Mar 2016 12:47:35 -0700 (PDT) X-Received: by 10.66.235.129 with SMTP id um1mr6752491pac.17.1458762452805; Wed, 23 Mar 2016 12:47:32 -0700 (PDT) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t28si6349351pfi.71.2016.03.23.12.47.32; Wed, 23 Mar 2016 12:47:32 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932470AbcCWTrW (ORCPT + 7 others); Wed, 23 Mar 2016 15:47:22 -0400 Received: from mail-wm0-f44.google.com ([74.125.82.44]:35359 "EHLO mail-wm0-f44.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932454AbcCWTrU (ORCPT ); Wed, 23 Mar 2016 15:47:20 -0400 Received: by mail-wm0-f44.google.com with SMTP id l68so210321245wml.0 for ; Wed, 23 Mar 2016 12:47:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=nY4X7ceK9aOjL6HU5t/XycnkIBEboZTZdQqgXApheKc=; b=H7I4ZfTBtmZJcbdL3f0mkpVucbXUigRZkaNjqaEV94TXIBwvwFxe2tIYWPQj1tIj1H ttFj7luj1RzSBJF4FAtj9SVQ77LJUePFJCeCe75XptjtvsRiRLvHH+JukLwinbmW2Ciq CV/CI75rdEzoDskUl6No3i4GWCBdMrHkcic8Q= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=nY4X7ceK9aOjL6HU5t/XycnkIBEboZTZdQqgXApheKc=; b=VuIAj8BMwNwigpIU8DCMI+GhKVIsW//xPzC/Bv+Gs2KSlh5jkVdviI/KGeK+X340IX PalQGNL5ymgPaSluNEqLS8kv0H0GO/lVsnuW18kyusMnHLDG5TJs/J1Z1tRFvxmuWkAL Jn0Zm7DYP0FJQ7u2mMMyqWcc5y/GXz13mMu8aOg75ERzUfY0P4DnEqGQ+Lyrf3nj4VtH DJDXj8sNZ9dzrc5yf0s/NzOpVfand1vs/mxYFQoguMXYg8Z6GGsTuQN+yniWXSMbEaZb mFEW5KKsp3iEHH/whseiA5rJr/4FV82W1ensYc4CerE6BKDlBpjv/IXNLiKEHKZ5ONm5 GxCg== X-Gm-Message-State: AD7BkJKSoyh+Z9sRTCVLMIn4D0/Jy4GOlE6BHEAuxPbXoWxDZdUQBXPNXudp68kdh28BczMM X-Received: by 10.28.143.9 with SMTP id r9mr27195827wmd.37.1458762439175; Wed, 23 Mar 2016 12:47:19 -0700 (PDT) Received: from localhost.localdomain (host-92-17-247-99.as13285.net. [92.17.247.99]) by smtp.gmail.com with ESMTPSA id w125sm4436108wmw.18.2016.03.23.12.47.18 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 23 Mar 2016 12:47:18 -0700 (PDT) From: Srinivas Kandagatla To: Andy Gross , linux-arm-msm@vger.kernel.org Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-soc@vger.kernel.org, Srinivas Kandagatla Subject: [PATCH 03/12] ARM: dts: apq8064: add gsbi7 i2c support Date: Wed, 23 Mar 2016 19:47:16 +0000 Message-Id: <1458762436-9446-1-git-send-email-srinivas.kandagatla@linaro.org> X-Mailer: git-send-email 2.5.0 In-Reply-To: <1458762366-9233-1-git-send-email-srinivas.kandagatla@linaro.org> References: <1458762366-9233-1-git-send-email-srinivas.kandagatla@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This patch adds support to gsbi7 i2c which is used in some of the new boards. Signed-off-by: Srinivas Kandagatla --- arch/arm/boot/dts/qcom-apq8064-pins.dtsi | 25 +++++++++++++++++++++++++ arch/arm/boot/dts/qcom-apq8064.dtsi | 13 +++++++++++++ 2 files changed, 38 insertions(+) -- 2.5.0 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/arch/arm/boot/dts/qcom-apq8064-pins.dtsi b/arch/arm/boot/dts/qcom-apq8064-pins.dtsi index 8bb5e5f..4102a98 100644 --- a/arch/arm/boot/dts/qcom-apq8064-pins.dtsi +++ b/arch/arm/boot/dts/qcom-apq8064-pins.dtsi @@ -219,4 +219,29 @@ function = "gsbi7"; }; }; + + i2c7_pins: i2c7 { + mux { + pins = "gpio84", "gpio85"; + function = "gsbi7"; + }; + + pinconf { + pins = "gpio84", "gpio85"; + drive-strength = <16>; + bias-disable; + }; + }; + + i2c7_pins_sleep: i2c7_pins_sleep { + mux { + pins = "gpio84", "gpio85"; + function = "gpio"; + }; + pinconf { + pins = "gpio84", "gpio85"; + drive-strength = <2>; + bias-disable = <0>; + }; + }; }; diff --git a/arch/arm/boot/dts/qcom-apq8064.dtsi b/arch/arm/boot/dts/qcom-apq8064.dtsi index 81b4290..f064f59 100644 --- a/arch/arm/boot/dts/qcom-apq8064.dtsi +++ b/arch/arm/boot/dts/qcom-apq8064.dtsi @@ -417,6 +417,19 @@ clock-names = "core", "iface"; status = "disabled"; }; + + gsbi7_i2c: i2c@16680000 { + compatible = "qcom,i2c-qup-v1.1.1"; + pinctrl-0 = <&i2c7_pins>; + pinctrl-1 = <&i2c7_pins_sleep>; + pinctrl-names = "default", "sleep"; + reg = <0x16680000 0x1000>; + interrupts = ; + clocks = <&gcc GSBI7_QUP_CLK>, + <&gcc GSBI7_H_CLK>; + clock-names = "core", "iface"; + status = "disabled"; + }; }; rng@1a500000 {