From patchwork Mon Oct 26 13:33:47 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 55535 Delivered-To: patch@linaro.org Received: by 10.112.59.35 with SMTP id w3csp1207357lbq; Mon, 26 Oct 2015 06:33:54 -0700 (PDT) X-Received: by 10.66.132.9 with SMTP id oq9mr21911719pab.101.1445866434698; Mon, 26 Oct 2015 06:33:54 -0700 (PDT) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id sd5si53285567pbc.26.2015.10.26.06.33.54; Mon, 26 Oct 2015 06:33:54 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dkim=neutral (body hash did not verify) header.i=@linaro_org.20150623.gappssmtp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753988AbbJZNdx (ORCPT + 6 others); Mon, 26 Oct 2015 09:33:53 -0400 Received: from mail-lf0-f42.google.com ([209.85.215.42]:36339 "EHLO mail-lf0-f42.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753964AbbJZNdw (ORCPT ); Mon, 26 Oct 2015 09:33:52 -0400 Received: by lffz202 with SMTP id z202so148544631lff.3 for ; Mon, 26 Oct 2015 06:33:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro_org.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id; bh=gsFqz4saZ1HWgQbiaG4MmRHPISHDuU1oGjPzJWL3aVQ=; b=NiK8K+loUVyoGuFw+7lKDbeVasSxKrOD69Y0Z87G3pSYUt8YCNEHoTSvSYG5F3sdA8 BjmTipZfexXQp6tLcU2LnrKbJwUbUlaC5qbpfj1nKTakglLpzfpRilaLMxBioWK6rBeH Ti/rk7YGydySs6X5verDF3wZ3YzemyT0COhnSVUO5qRvwoGrDGpwNmln/kNzlFrpyaoy 8feIXTWEm8JqLgV/SJ/n5ITEhH4nfCrlol9VGjWZwtRw/xpF4/rXe/ENDodTNakhT5tJ h8y8BEsnXua7RIPILQAMGwZj8jyxW8eSvu1VSMhEdtkaJ8MheCC8PdCxi8UpR/VmxChf jqUQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=gsFqz4saZ1HWgQbiaG4MmRHPISHDuU1oGjPzJWL3aVQ=; b=ZIBI1ZnXZOXA6y/9fSEFmBuilh+E0NyW+zDZRukGop3KrYhRUgxMMmrsilNicIDlag Rk2vSHFOrHaGNu1DJCTq1qZJXd9qQhL4FAi8Da6Rf9/tyWyzUm5OCpYwNLVpQ4CCBTHh jJsdTCUBT65OyTq1VehlaiWtAq17FJsgJWd059C/Zso541uMrgziArYzPIdOlldPTZY8 8+iCgx8B6Neu0S0pnIJIyuWF3Mfozbpqlh2BGkzSMFRT3LX6o4vjMg0DRcJ56imCLXpH avkPwKGPHs08rmuwmnLPMlE0e3JDhSwzGXVVa7e0g5jsUA66vNFDVED5NRmK6AeQQ2oh oGfw== X-Gm-Message-State: ALoCoQns1bF7lqzV6t0CIXRQWElOPepRt5LoyeUDkKVFFFcXymJfrJxljh4220zHbCF8XBPyEOLr X-Received: by 10.25.152.70 with SMTP id a67mr5303798lfe.100.1445866431512; Mon, 26 Oct 2015 06:33:51 -0700 (PDT) Received: from localhost.localdomain ([85.235.10.227]) by smtp.gmail.com with ESMTPSA id f77sm5431772lfi.3.2015.10.26.06.33.50 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 26 Oct 2015 06:33:50 -0700 (PDT) From: Linus Walleij To: Michael Turquette , Stephen Boyd Cc: linux-clk@vger.kernel.org, Linus Walleij , devicetree@vger.kernel.org Subject: [PATCH 08/13 v2] clk: add ARM syscon ICST device tree bindings Date: Mon, 26 Oct 2015 14:33:47 +0100 Message-Id: <1445866427-14002-1-git-send-email-linus.walleij@linaro.org> X-Mailer: git-send-email 2.4.3 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This adds the device tree bindings for the ARM Syscon ICST oscillators, which is a register-level interface to the Integrated Device Technology (IDT) ICS525 and ICS307 serially programmable oscillators. Cc: devicetree@vger.kernel.org Cc: Michael Turquette Cc: Stephen Boyd Cc: linux-clk@vger.kernel.org Signed-off-by: Linus Walleij --- ChangeLog v1->v2: - Spelling fixes. I'm looking for an ACK from the CLK maintainers to take this through the ARM SoC tree once the series stabilize. --- .../devicetree/bindings/clock/arm-syscon-icst.txt | 40 ++++++++++++++++++++++ 1 file changed, 40 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/arm-syscon-icst.txt -- 2.4.3 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Acked-by: Rob Herring diff --git a/Documentation/devicetree/bindings/clock/arm-syscon-icst.txt b/Documentation/devicetree/bindings/clock/arm-syscon-icst.txt new file mode 100644 index 000000000000..8b7177cecb36 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/arm-syscon-icst.txt @@ -0,0 +1,40 @@ +ARM System Controller ICST clocks + +The ICS525 and ICS307 oscillators are produced by Integrated Devices +Technology (IDT). ARM integrated these oscillators deeply into their +reference designs by adding special control registers that manage such +oscillators to their system controllers. + +The ARM system controller contains logic to serialize and initialize +an ICST clock request after a write to the 32 bit register at an offset +into the system controller. Furthermore, to even be able to alter one of +these frequencies, the system controller must first be unlocked by +writing a special token to another offset in the system controller. + +The ICST oscillator must be provided inside a system controller node. + +Required properties: +- lock-offset: the offset address into the system controller where the + unlocking register is located +- vco-offset: the offset address into the system controller where the + ICST control register is located (even 32 bit address) +- compatible: must be one of "arm,syscon-icst525" or "arm,syscon-icst307" +- #clock-cells: must be <0> +- clocks: parent clock, since the ICST needs a parent clock to derive its + frequency from, this attribute is compulsory. + +Example: + +syscon: syscon@10000000 { + compatible = "syscon"; + reg = <0x10000000 0x1000>; + + oscclk0: osc0@0c { + compatible = "arm,syscon-icst307"; + #clock-cells = <0>; + lock-offset = <0x20>; + vco-offset = <0x0c>; + clocks = <&xtal24mhz>; + }; + (...) +};