From patchwork Fri Oct 2 15:19:40 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Yingjoe Chen X-Patchwork-Id: 54451 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f197.google.com (mail-wi0-f197.google.com [209.85.212.197]) by patches.linaro.org (Postfix) with ESMTPS id 63C16218EF for ; Fri, 2 Oct 2015 15:21:34 +0000 (UTC) Received: by wicmn1 with SMTP id mn1sf9238846wic.1 for ; Fri, 02 Oct 2015 08:21:33 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:content-type:sender:precedence :list-id:x-original-sender:x-original-authentication-results :mailing-list:list-post:list-help:list-archive:list-unsubscribe; bh=QaCHLXs26TSUXAI2+l2pvTdqk/+nVadkpVIRmAdFoxo=; b=AqvK0IE78bbBh48BuVOCjsDBRed/ns8Ib36VedVBAeLZI7w63qRvE4ieukwbjdFGrt S2PQGZEAEisQhSHQLqPox1kHSgSfBgjtOhoRRY8j4GXH8EMLX3AptC+ia6tuCMP7cQZr oxjQOSZptmiziaovu4utJFLQGhi/ArPLJpFpi32De+fUfAlEBsqL4csjuL8xNJxaMoyV DC7IJdXEsOsCq5QZbhEeqoXjb24T/H9E+5om33h3+2RXyZeLcptFzQHZ20Mdfqki8lVN Iex5hRh6mL0qbgHrWEYBxTxjgP29rlS4KYS81gBa6YiKfN/bCjKXt4IUQgUx2xy2qbma AruA== X-Gm-Message-State: ALoCoQkCk6YtgWT5ik674tNxBxJWAtCOd57DyAZ3V9Pl7V6fcHknieEwdQDeiJmsr/gOS5Cqur5j X-Received: by 10.112.54.197 with SMTP id l5mr2670902lbp.21.1443799293646; Fri, 02 Oct 2015 08:21:33 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.25.18.93 with SMTP id h90ls244755lfi.9.gmail; Fri, 02 Oct 2015 08:21:33 -0700 (PDT) X-Received: by 10.112.218.42 with SMTP id pd10mr5751870lbc.114.1443799293475; Fri, 02 Oct 2015 08:21:33 -0700 (PDT) Received: from mail-lb0-f174.google.com (mail-lb0-f174.google.com. [209.85.217.174]) by mx.google.com with ESMTPS id t12si6546254lfe.101.2015.10.02.08.21.33 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 02 Oct 2015 08:21:33 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.174 as permitted sender) client-ip=209.85.217.174; Received: by lbbmp1 with SMTP id mp1so28377933lbb.1 for ; Fri, 02 Oct 2015 08:21:33 -0700 (PDT) X-Received: by 10.25.86.213 with SMTP id k204mr3890200lfb.36.1443799293365; Fri, 02 Oct 2015 08:21:33 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.59.35 with SMTP id w3csp1309935lbq; Fri, 2 Oct 2015 08:21:32 -0700 (PDT) X-Received: by 10.50.18.41 with SMTP id t9mr3012529igd.92.1443799292291; Fri, 02 Oct 2015 08:21:32 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id kc3si6517375igb.74.2015.10.02.08.21.31; Fri, 02 Oct 2015 08:21:32 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752949AbbJBPV3 (ORCPT + 30 others); Fri, 2 Oct 2015 11:21:29 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:37837 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1752639AbbJBPUx (ORCPT ); Fri, 2 Oct 2015 11:20:53 -0400 X-Listener-Flag: 11101 Received: from mtkhts07.mediatek.inc [(172.21.101.69)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 2025026914; Fri, 02 Oct 2015 23:20:50 +0800 Received: from mtksdtcf02.mediatek.inc (10.21.12.142) by mtkhts07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 14.3.181.6; Fri, 2 Oct 2015 23:20:48 +0800 From: Yingjoe Chen To: Russell King - ARM Linux , Matthias Brugger CC: , , Arnd Bergmann , Stephen Boyd , , Rob Herring , , Sascha Hauer , Olof Johansson , , Yingjoe Chen Subject: [PATCH v5 4/5] ARM: dts: mt8135: enable basic SMP bringup for mt8135 Date: Fri, 2 Oct 2015 23:19:40 +0800 Message-ID: <1443799181-50409-5-git-send-email-yingjoe.chen@mediatek.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1443799181-50409-1-git-send-email-yingjoe.chen@mediatek.com> References: <1443799181-50409-1-git-send-email-yingjoe.chen@mediatek.com> MIME-Version: 1.0 X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: yingjoe.chen@mediatek.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.174 as permitted sender) smtp.mailfrom=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add arch timer node to enable arch-timer support. MT8135 firmware doesn't correctly setup arch-timer frequency and CNTVOFF, add properties to workaround this. This also set cpu enable-method to enable SMP. Signed-off-by: Yingjoe Chen --- arch/arm/boot/dts/mt8135.dtsi | 27 +++++++++++++++++++++++++++ 1 file changed, 27 insertions(+) diff --git a/arch/arm/boot/dts/mt8135.dtsi b/arch/arm/boot/dts/mt8135.dtsi index 08371db..cb99b02 100644 --- a/arch/arm/boot/dts/mt8135.dtsi +++ b/arch/arm/boot/dts/mt8135.dtsi @@ -46,6 +46,7 @@ cpus { #address-cells = <1>; #size-cells = <0>; + enable-method = "mediatek,mt81xx-tz-smp"; cpu0: cpu@0 { device_type = "cpu"; @@ -72,6 +73,17 @@ }; }; + reserved-memory { + #address-cells = <2>; + #size-cells = <2>; + ranges; + + trustzone-bootinfo@80002000 { + compatible = "mediatek,trustzone-bootinfo"; + reg = <0 0x80002000 0 0x1000>; + }; + }; + clocks { #address-cells = <2>; #size-cells = <2>; @@ -97,6 +109,21 @@ }; }; + timer { + compatible = "arm,armv7-timer"; + interrupt-parent = <&gic>; + interrupts = , + , + , + ; + clock-frequency = <13000000>; + arm,cpu-registers-not-fw-configured; + }; + soc { #address-cells = <2>; #size-cells = <2>;