From patchwork Sat Sep 12 13:03:14 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Ivan T. Ivanov" X-Patchwork-Id: 53516 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-lb0-f198.google.com (mail-lb0-f198.google.com [209.85.217.198]) by patches.linaro.org (Postfix) with ESMTPS id 6C5A522B26 for ; Sat, 12 Sep 2015 13:04:01 +0000 (UTC) Received: by lbcao8 with SMTP id ao8sf32687559lbc.1 for ; Sat, 12 Sep 2015 06:04:00 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:sender:precedence:list-id:x-original-sender :x-original-authentication-results:mailing-list:list-post:list-help :list-archive:list-unsubscribe; bh=hP9DBRBW01hsDF2rEWXgDjEB0F2/W8424HNPiTzDS5c=; b=ZqfUTA28dnT1OEqtzaOhW+97JfznoXHpwasnVmXm0k/aAMK9/ME0HTQykh6wUuwYgA Dq1xYjQ3oXlFcA+1DZG+PQx63YW8odHfAL7EGG6+hlmPJ9JqU71jUrjwiAVEYCZzThM1 1IPD5gGy9+vowIEul76bWO6NKa7JV94Tk9mfZws0XbYeQMcNCJGeqFYUinV4fDoR31EH ScSNYEyH2Ad4evpnOXJAIiqn5nYcPz6bWKxN1p/9hD9/Z0YPHMpPAdFVTOrHKUYSVLF2 dSh6kvRQnobH5BG+iWrzgMluiGYqsUbJ7A5CTItlmrrNljbI6uLGlCIfkMifmyVi6lQ/ z+eg== X-Gm-Message-State: ALoCoQmZoYND53mrOGYlfdKpNNRDW7TgPJvjTM8ZFvPT6dGOWcwjN51nSXAJRzVeBDkAf9rJD0hZ X-Received: by 10.180.8.135 with SMTP id r7mr831333wia.0.1442063040434; Sat, 12 Sep 2015 06:04:00 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.198.234 with SMTP id jf10ls461181lac.60.gmail; Sat, 12 Sep 2015 06:04:00 -0700 (PDT) X-Received: by 10.152.7.68 with SMTP id h4mr3697364laa.94.1442063040236; Sat, 12 Sep 2015 06:04:00 -0700 (PDT) Received: from mail-la0-f53.google.com (mail-la0-f53.google.com. [209.85.215.53]) by mx.google.com with ESMTPS id kx10si3236064lac.157.2015.09.12.06.04.00 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Sat, 12 Sep 2015 06:04:00 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.53 as permitted sender) client-ip=209.85.215.53; Received: by lamp12 with SMTP id p12so61699473lam.0 for ; Sat, 12 Sep 2015 06:04:00 -0700 (PDT) X-Received: by 10.152.18.194 with SMTP id y2mr3707068lad.88.1442063040115; Sat, 12 Sep 2015 06:04:00 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.59.35 with SMTP id w3csp231028lbq; Sat, 12 Sep 2015 06:03:58 -0700 (PDT) X-Received: by 10.107.30.13 with SMTP id e13mr10739927ioe.57.1442063038366; Sat, 12 Sep 2015 06:03:58 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w14si3412966iod.51.2015.09.12.06.03.57; Sat, 12 Sep 2015 06:03:58 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754955AbbILNDx (ORCPT + 6 others); Sat, 12 Sep 2015 09:03:53 -0400 Received: from mail-wi0-f178.google.com ([209.85.212.178]:34125 "EHLO mail-wi0-f178.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754943AbbILNDv (ORCPT ); Sat, 12 Sep 2015 09:03:51 -0400 Received: by wicfx3 with SMTP id fx3so91230503wic.1 for ; Sat, 12 Sep 2015 06:03:50 -0700 (PDT) X-Received: by 10.180.8.9 with SMTP id n9mr6346169wia.40.1442063030470; Sat, 12 Sep 2015 06:03:50 -0700 (PDT) Received: from localhost.localdomain ([37.157.136.206]) by smtp.googlemail.com with ESMTPSA id gc8sm4249591wib.2.2015.09.12.06.03.49 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Sat, 12 Sep 2015 06:03:50 -0700 (PDT) From: "Ivan T. Ivanov" To: Andy Gross Cc: Srinivas Kandagatla , Stanimir Varbanov , Rob Herring , Pawel Moll , Mark Rutland , Ian Campbell , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org Subject: [PATCH 1/2] arm64: dts: qcom: 8x16: Add UART1 configuration nodes Date: Sat, 12 Sep 2015 16:03:14 +0300 Message-Id: <1442062995-13523-1-git-send-email-ivan.ivanov@linaro.org> X-Mailer: git-send-email 1.9.1 Sender: linux-arm-msm-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: ivan.ivanov@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.53 as permitted sender) smtp.mailfrom=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add devicetree bindings for UART1 pins and device controller with DMA channel specifiers. Signed-off-by: Ivan T. Ivanov --- arch/arm64/boot/dts/qcom/msm8916-pins.dtsi | 29 +++++++++++++++++++++++++++++ arch/arm64/boot/dts/qcom/msm8916.dtsi | 12 ++++++++++++ 2 files changed, 41 insertions(+) -- 1.9.1 -- To unsubscribe from this list: send the line "unsubscribe linux-arm-msm" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/arch/arm64/boot/dts/qcom/msm8916-pins.dtsi b/arch/arm64/boot/dts/qcom/msm8916-pins.dtsi index 568956859088..1330a7a6bcf1 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-pins.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916-pins.dtsi @@ -13,6 +13,35 @@ &msmgpio { + blsp1_uart1_default: blsp1_uart1_default { + pinmux { + function = "blsp_uart1"; + // TX, RX, CTS_N, RTS_N + pins = "gpio0", "gpio1", + "gpio2", "gpio3"; + }; + pinconf { + pins = "gpio0", "gpio1", + "gpio2", "gpio3"; + drive-strength = <16>; + bias-disable; + }; + }; + + blsp1_uart1_sleep: blsp1_uart1_sleep { + pinmux { + function = "blsp_uart1"; + pins = "gpio0", "gpio1", + "gpio2", "gpio3"; + }; + pinconf { + pins = "gpio0", "gpio1", + "gpio2", "gpio3"; + drive-strength = <2>; + bias-pull-down; + }; + }; + blsp1_uart2_default: blsp1_uart2_default { pinmux { function = "blsp_uart2"; diff --git a/arch/arm64/boot/dts/qcom/msm8916.dtsi b/arch/arm64/boot/dts/qcom/msm8916.dtsi index 5911de008dd5..f10ff7a2d0e3 100644 --- a/arch/arm64/boot/dts/qcom/msm8916.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916.dtsi @@ -102,6 +102,18 @@ reg = <0x1800000 0x80000>; }; + blsp1_uart1: serial@78af000 { + compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm"; + reg = <0x78af000 0x200>; + interrupts = ; + clocks = <&gcc GCC_BLSP1_UART1_APPS_CLK>, + <&gcc GCC_BLSP1_AHB_CLK>; + clock-names = "core", "iface"; + dmas = <&blsp_dma 1>, <&blsp_dma 0>; + dma-names = "rx", "tx"; + status = "disabled"; + }; + blsp1_uart2: serial@78b0000 { compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm"; reg = <0x78b0000 0x200>;