From patchwork Tue Jun 2 12:31:54 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Daniel Lezcano X-Patchwork-Id: 49371 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f199.google.com (mail-wi0-f199.google.com [209.85.212.199]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id D45A520BD1 for ; Tue, 2 Jun 2015 12:34:21 +0000 (UTC) Received: by wiam3 with SMTP id m3sf19074205wia.3 for ; Tue, 02 Jun 2015 05:34:21 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=wjFZXVeBRDyCof2AvFr0q7XdxERBdymnfyCVAlnzVbg=; b=DfyUc213WfKJlqTEkUxVjw2pIK2zvYNsNZDBaR2NYIWTmVTRj1q3vP2St9zFHJt73L 0PbjSTmHWH7l+IUywXJtQP+XpGBUT8Bsdw9vQD8nU/Sq3RXHHq7Ifj2KMy9v8Lky1lJR JN8N2cqEYhMcc2jlhFRBpnVz2IXTqI7prug7CpgSgWkRc8kWUNvfxaOkwBO282L+h5xz bzBKaVw9XomwHrgx0kRpAUmn2FbmiUea3RU/RSVKPbRafXy76RDYswDSIp6a6DLot+lS bRZpOVIGqhxfuk47i3Mdkxw1g5JkfN+RWVtsrWWr7cELIKZY9BHlH+E6UA8FI41Wq98g twdg== X-Gm-Message-State: ALoCoQnuJ17oPMGuq3/RMuPxv1t2qz30Ny0yjf/TFZAfj6AO3+tnsbpdMTypixJ2Hh0xfQ2nRFIJ X-Received: by 10.112.203.168 with SMTP id kr8mr25701282lbc.10.1433248461143; Tue, 02 Jun 2015 05:34:21 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.198.229 with SMTP id jf5ls713497lac.56.gmail; Tue, 02 Jun 2015 05:34:21 -0700 (PDT) X-Received: by 10.112.219.201 with SMTP id pq9mr5305042lbc.109.1433248460988; Tue, 02 Jun 2015 05:34:20 -0700 (PDT) Received: from mail-lb0-f181.google.com (mail-lb0-f181.google.com. [209.85.217.181]) by mx.google.com with ESMTPS id jc6si10137603lac.71.2015.06.02.05.34.20 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 02 Jun 2015 05:34:20 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.181 as permitted sender) client-ip=209.85.217.181; Received: by lbbqq2 with SMTP id qq2so103250966lbb.3 for ; Tue, 02 Jun 2015 05:34:20 -0700 (PDT) X-Received: by 10.152.7.7 with SMTP id f7mr26269793laa.106.1433248460746; Tue, 02 Jun 2015 05:34:20 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.108.230 with SMTP id hn6csp3031847lbb; Tue, 2 Jun 2015 05:34:19 -0700 (PDT) X-Received: by 10.68.110.133 with SMTP id ia5mr12229884pbb.44.1433248458547; Tue, 02 Jun 2015 05:34:18 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id ml1si23237817pab.24.2015.06.02.05.34.17; Tue, 02 Jun 2015 05:34:18 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1759106AbbFBMeN (ORCPT + 7 others); Tue, 2 Jun 2015 08:34:13 -0400 Received: from mail-wi0-f181.google.com ([209.85.212.181]:36498 "EHLO mail-wi0-f181.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1759050AbbFBMd4 (ORCPT ); Tue, 2 Jun 2015 08:33:56 -0400 Received: by wibdq8 with SMTP id dq8so57570142wib.1 for ; Tue, 02 Jun 2015 05:33:55 -0700 (PDT) X-Received: by 10.180.95.67 with SMTP id di3mr29878297wib.78.1433248435147; Tue, 02 Jun 2015 05:33:55 -0700 (PDT) Received: from localhost.localdomain (sju31-1-78-210-255-2.fbx.proxad.net. [78.210.255.2]) by mx.google.com with ESMTPSA id tl3sm26620396wjc.20.2015.06.02.05.33.53 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 02 Jun 2015 05:33:54 -0700 (PDT) From: Daniel Lezcano To: tglx@linutronix.de, mingo@kernel.org Cc: Maxime Coquelin , Rob Herring , Chanwoo Choi , Rob Herring , Pawel Moll , Mark Rutland , Ian Campbell , Kumar Gala , devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND...), linux-kernel@vger.kernel.org (open list) Subject: [PATCH 09/11] dt-bindings: Document the STM32 timer bindings Date: Tue, 2 Jun 2015 14:31:54 +0200 Message-Id: <1433248316-26320-9-git-send-email-daniel.lezcano@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1433248316-26320-1-git-send-email-daniel.lezcano@linaro.org> References: <556DA1E5.1030601@linaro.org> <1433248316-26320-1-git-send-email-daniel.lezcano@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: daniel.lezcano@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.181 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , From: Maxime Coquelin This adds documentation of device tree bindings for the STM32 timer. Tested-by: Chanwoo Choi Acked-by: Rob Herring Signed-off-by: Maxime Coquelin Signed-off-by: Daniel Lezcano --- .../devicetree/bindings/timer/st,stm32-timer.txt | 22 ++++++++++++++++++++++ 1 file changed, 22 insertions(+) create mode 100644 Documentation/devicetree/bindings/timer/st,stm32-timer.txt diff --git a/Documentation/devicetree/bindings/timer/st,stm32-timer.txt b/Documentation/devicetree/bindings/timer/st,stm32-timer.txt new file mode 100644 index 0000000..8ef28e7 --- /dev/null +++ b/Documentation/devicetree/bindings/timer/st,stm32-timer.txt @@ -0,0 +1,22 @@ +. STMicroelectronics STM32 timer + +The STM32 MCUs family has several general-purpose 16 and 32 bits timers. + +Required properties: +- compatible : Should be "st,stm32-timer" +- reg : Address and length of the register set +- clocks : Reference on the timer input clock +- interrupts : Reference to the timer interrupt + +Optional properties: +- resets: Reference to a reset controller asserting the timer + +Example: + +timer5: timer@40000c00 { + compatible = "st,stm32-timer"; + reg = <0x40000c00 0x400>; + interrupts = <50>; + resets = <&rrc 259>; + clocks = <&clk_pmtr1>; +};