From patchwork Tue Jun 2 12:31:51 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Daniel Lezcano X-Patchwork-Id: 49367 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f200.google.com (mail-wi0-f200.google.com [209.85.212.200]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 1004820BD1 for ; Tue, 2 Jun 2015 12:33:45 +0000 (UTC) Received: by wiam3 with SMTP id m3sf19069050wia.3 for ; Tue, 02 Jun 2015 05:33:44 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=TeQUwz3+3tFdrzfQB/geTcqPgR5Jbhdj3VqjceiFsKY=; b=NO26tJhr0+zhDayxtiwlzAfPY0XBIJS/RApXT0JAooihlTLY1Z9P3ynBlMsjRTNZGk iNlNvAQfkHDRMzC69/BVo0AgjIzv/nTwRqMGsJ2VFAltZynQhL7dpDf8eSVTQm5SruUD cHvJjYyE9w9ZgxFTv0HOkAoKdxYFFGP0JRyfEPnSHHgXj+//NeziMN0daPJlA/7Mn37m asNym3BufXRbWrWb59mIL3Lrq82U1FfVvJi3vuEPknuE425s1MUs1H808sdjsb3H8mxn RUw0CRHD26rKppeDVjwfWUwDAwQztqs80aZMUL1qh6Q0MDhgZ0Olf+JUKuvO1cZXK9Qq TCfg== X-Gm-Message-State: ALoCoQkG7JDd2V344q6GULOK9f0q0ga1HRjSFA3c4UTueX2OEN6nkcNiNZUXl9IStzLbsjcd3y1g X-Received: by 10.112.161.105 with SMTP id xr9mr25699846lbb.20.1433248424088; Tue, 02 Jun 2015 05:33:44 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.5.1 with SMTP id o1ls807494lao.12.gmail; Tue, 02 Jun 2015 05:33:43 -0700 (PDT) X-Received: by 10.152.87.108 with SMTP id w12mr26047012laz.57.1433248423931; Tue, 02 Jun 2015 05:33:43 -0700 (PDT) Received: from mail-lb0-f178.google.com (mail-lb0-f178.google.com. [209.85.217.178]) by mx.google.com with ESMTPS id j5si14946380laf.127.2015.06.02.05.33.43 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 02 Jun 2015 05:33:43 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.178 as permitted sender) client-ip=209.85.217.178; Received: by lbbuc2 with SMTP id uc2so103383423lbb.2 for ; Tue, 02 Jun 2015 05:33:43 -0700 (PDT) X-Received: by 10.152.2.133 with SMTP id 5mr24505176lau.36.1433248423785; Tue, 02 Jun 2015 05:33:43 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.108.230 with SMTP id hn6csp3031439lbb; Tue, 2 Jun 2015 05:33:42 -0700 (PDT) X-Received: by 10.68.109.67 with SMTP id hq3mr12073168pbb.83.1433248421977; Tue, 02 Jun 2015 05:33:41 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b1si25818492pbu.175.2015.06.02.05.33.41; Tue, 02 Jun 2015 05:33:41 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1758977AbbFBMdj (ORCPT + 7 others); Tue, 2 Jun 2015 08:33:39 -0400 Received: from mail-wi0-f181.google.com ([209.85.212.181]:37218 "EHLO mail-wi0-f181.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1758946AbbFBMdY (ORCPT ); Tue, 2 Jun 2015 08:33:24 -0400 Received: by wifw1 with SMTP id w1so142796459wif.0 for ; Tue, 02 Jun 2015 05:33:23 -0700 (PDT) X-Received: by 10.180.8.41 with SMTP id o9mr30914686wia.83.1433248403575; Tue, 02 Jun 2015 05:33:23 -0700 (PDT) Received: from localhost.localdomain (sju31-1-78-210-255-2.fbx.proxad.net. [78.210.255.2]) by mx.google.com with ESMTPSA id tl3sm26620396wjc.20.2015.06.02.05.33.21 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 02 Jun 2015 05:33:22 -0700 (PDT) From: Daniel Lezcano To: tglx@linutronix.de, mingo@kernel.org Cc: Joachim Eastwood , Arnd Bergmann , Rob Herring , Pawel Moll , Mark Rutland , Ian Campbell , Kumar Gala , devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND...), linux-kernel@vger.kernel.org (open list) Subject: [PATCH 06/11] doc: dt: Add documentation for lpc3220-timer Date: Tue, 2 Jun 2015 14:31:51 +0200 Message-Id: <1433248316-26320-6-git-send-email-daniel.lezcano@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1433248316-26320-1-git-send-email-daniel.lezcano@linaro.org> References: <556DA1E5.1030601@linaro.org> <1433248316-26320-1-git-send-email-daniel.lezcano@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: daniel.lezcano@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.178 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , From: Joachim Eastwood Add DT bindings documentation for lpc3220-timer. This timer is used as clocksource on many NXP platforms. Signed-off-by: Joachim Eastwood Signed-off-by: Daniel Lezcano Acked-by: Arnd Bergmann --- .../bindings/timer/nxp,lpc3220-timer.txt | 26 ++++++++++++++++++++++ 1 file changed, 26 insertions(+) create mode 100644 Documentation/devicetree/bindings/timer/nxp,lpc3220-timer.txt diff --git a/Documentation/devicetree/bindings/timer/nxp,lpc3220-timer.txt b/Documentation/devicetree/bindings/timer/nxp,lpc3220-timer.txt new file mode 100644 index 0000000..51b05a0 --- /dev/null +++ b/Documentation/devicetree/bindings/timer/nxp,lpc3220-timer.txt @@ -0,0 +1,26 @@ +* NXP LPC3220 timer + +The NXP LPC3220 timer is used on a wide range of NXP SoCs. This +includes LPC32xx, LPC178x, LPC18xx and LPC43xx parts. + +Required properties: +- compatible: + Should be "nxp,lpc3220-timer". +- reg: + Address and length of the register set. +- interrupts: + Reference to the timer interrupt +- clocks: + Should contain a reference to timer clock. +- clock-names: + Should contain "timerclk". + +Example: + +timer1: timer@40085000 { + compatible = "nxp,lpc3220-timer"; + reg = <0x40085000 0x1000>; + interrupts = <13>; + clocks = <&ccu1 CLK_CPU_TIMER1>; + clock-names = "timerclk"; +};