From patchwork Wed Jul 30 19:20:32 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nishanth Menon X-Patchwork-Id: 34559 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-vc0-f197.google.com (mail-vc0-f197.google.com [209.85.220.197]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 2FBA420792 for ; Wed, 30 Jul 2014 19:20:50 +0000 (UTC) Received: by mail-vc0-f197.google.com with SMTP id ij19sf5029013vcb.0 for ; Wed, 30 Jul 2014 12:20:49 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:cc:subject:date:message-id :mime-version:sender:precedence:list-id:x-original-sender :x-original-authentication-results:mailing-list:list-post:list-help :list-archive:list-unsubscribe:content-type; bh=7Z2cDQPCGx3UhZo/sN2zzCgfq+R9VSTJeuSIEUoD86g=; b=lUKu3oE94gYtNAN7qTRWxLeFRi17B/FlIad5hQTrRGhSOjOIW1vuK2Heulr1Ahdh2T KafuQQqo4xZKBnnvjElHtTaguQAF7aY6Ev5JVIWtm3PukMeXLFY26zTK0u+EmX/rhzL3 MI0srjqRqLBe5iH14uh1vHZu3304mxGq81rU6Nz2ZyYMS6jzEgFb5kqSiCp1rMGTGMAN hGCfKAT3NiR0DB3H2A16KnA+HqPw75mf7iFLejRDyl1cZRta74JpINniL8Rv7r4cC1/R 4ofdCYiO5rcNGg/PPNIt6IUi8UiRRY0SPod8YPimFdcg7oyCKKe0zjBBsOLgC70jeaGL IjYQ== X-Gm-Message-State: ALoCoQmmiVp36tAHBF7LjfkDAv7mTtstzqXovz1qhxBiT+7rrzJtSrBHJwkhykaEjWpBfu45oY8T X-Received: by 10.236.155.132 with SMTP id j4mr2161815yhk.56.1406748049967; Wed, 30 Jul 2014 12:20:49 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.41.82 with SMTP id y76ls703173qgy.75.gmail; Wed, 30 Jul 2014 12:20:49 -0700 (PDT) X-Received: by 10.52.239.6 with SMTP id vo6mr5482420vdc.59.1406748049882; Wed, 30 Jul 2014 12:20:49 -0700 (PDT) Received: from mail-vc0-f175.google.com (mail-vc0-f175.google.com [209.85.220.175]) by mx.google.com with ESMTPS id wc6si2658379vdb.42.2014.07.30.12.20.49 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Wed, 30 Jul 2014 12:20:49 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.175 as permitted sender) client-ip=209.85.220.175; Received: by mail-vc0-f175.google.com with SMTP id ik5so2599195vcb.34 for ; Wed, 30 Jul 2014 12:20:49 -0700 (PDT) X-Received: by 10.52.37.81 with SMTP id w17mr3649787vdj.95.1406748049785; Wed, 30 Jul 2014 12:20:49 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.221.37.5 with SMTP id tc5csp50885vcb; Wed, 30 Jul 2014 12:20:49 -0700 (PDT) X-Received: by 10.68.88.161 with SMTP id bh1mr7369650pbb.6.1406748048966; Wed, 30 Jul 2014 12:20:48 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id be10si3356363pad.105.2014.07.30.12.20.48 for ; Wed, 30 Jul 2014 12:20:48 -0700 (PDT) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753917AbaG3TUr (ORCPT + 6 others); Wed, 30 Jul 2014 15:20:47 -0400 Received: from arroyo.ext.ti.com ([192.94.94.40]:41486 "EHLO arroyo.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753369AbaG3TUq (ORCPT ); Wed, 30 Jul 2014 15:20:46 -0400 Received: from dlelxv90.itg.ti.com ([172.17.2.17]) by arroyo.ext.ti.com (8.13.7/8.13.7) with ESMTP id s6UJKYTY003901; Wed, 30 Jul 2014 14:20:34 -0500 Received: from DFLE72.ent.ti.com (dfle72.ent.ti.com [128.247.5.109]) by dlelxv90.itg.ti.com (8.14.3/8.13.8) with ESMTP id s6UJKX0D014147; Wed, 30 Jul 2014 14:20:34 -0500 Received: from dlep32.itg.ti.com (157.170.170.100) by DFLE72.ent.ti.com (128.247.5.109) with Microsoft SMTP Server id 14.3.174.1; Wed, 30 Jul 2014 14:20:33 -0500 Received: from localhost (ileax41-snat.itg.ti.com [10.172.224.153]) by dlep32.itg.ti.com (8.14.3/8.13.8) with ESMTP id s6UJKX0o021208; Wed, 30 Jul 2014 14:20:33 -0500 From: Nishanth Menon To: CC: , , , , Nishanth Menon Subject: [PATCH] ARM: dts: DRA7: fix interrupt-cells for GPIO Date: Wed, 30 Jul 2014 14:20:32 -0500 Message-ID: <1406748032-19417-1-git-send-email-nm@ti.com> X-Mailer: git-send-email 1.7.9.5 MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: nm@ti.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.175 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , GPIO modules are also interrupt sources. However, they require both the GPIO number and IRQ type to function properly. By declaring that GPIO uses interrupt-cells=<1>, we essentially do not allow users of the nodes to use the interrupt property appropritely. With this change, the following now works: interrupt-parent = <&gpio6>; interrupts = <5 IRQ_TYPE_LEVEL_LOW>; Fixes: 6e58b8f1daaf ('ARM: dts: DRA7: Add the dts files for dra7 SoC and dra7-evm board') Signed-off-by: Nishanth Menon --- Based on v3.16-rc7 arch/arm/boot/dts/dra7.dtsi | 16 ++++++++-------- 1 file changed, 8 insertions(+), 8 deletions(-) diff --git a/arch/arm/boot/dts/dra7.dtsi b/arch/arm/boot/dts/dra7.dtsi index 8012763..f21ef39 100644 --- a/arch/arm/boot/dts/dra7.dtsi +++ b/arch/arm/boot/dts/dra7.dtsi @@ -172,7 +172,7 @@ gpio-controller; #gpio-cells = <2>; interrupt-controller; - #interrupt-cells = <1>; + #interrupt-cells = <2>; }; gpio2: gpio@48055000 { @@ -183,7 +183,7 @@ gpio-controller; #gpio-cells = <2>; interrupt-controller; - #interrupt-cells = <1>; + #interrupt-cells = <2>; }; gpio3: gpio@48057000 { @@ -194,7 +194,7 @@ gpio-controller; #gpio-cells = <2>; interrupt-controller; - #interrupt-cells = <1>; + #interrupt-cells = <2>; }; gpio4: gpio@48059000 { @@ -205,7 +205,7 @@ gpio-controller; #gpio-cells = <2>; interrupt-controller; - #interrupt-cells = <1>; + #interrupt-cells = <2>; }; gpio5: gpio@4805b000 { @@ -216,7 +216,7 @@ gpio-controller; #gpio-cells = <2>; interrupt-controller; - #interrupt-cells = <1>; + #interrupt-cells = <2>; }; gpio6: gpio@4805d000 { @@ -227,7 +227,7 @@ gpio-controller; #gpio-cells = <2>; interrupt-controller; - #interrupt-cells = <1>; + #interrupt-cells = <2>; }; gpio7: gpio@48051000 { @@ -238,7 +238,7 @@ gpio-controller; #gpio-cells = <2>; interrupt-controller; - #interrupt-cells = <1>; + #interrupt-cells = <2>; }; gpio8: gpio@48053000 { @@ -249,7 +249,7 @@ gpio-controller; #gpio-cells = <2>; interrupt-controller; - #interrupt-cells = <1>; + #interrupt-cells = <2>; }; uart1: serial@4806a000 {