From patchwork Mon Jul 14 14:55:04 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kishon Vijay Abraham I X-Patchwork-Id: 33606 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-qc0-f197.google.com (mail-qc0-f197.google.com [209.85.216.197]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 293882061E for ; Mon, 14 Jul 2014 14:55:57 +0000 (UTC) Received: by mail-qc0-f197.google.com with SMTP id i8sf18534543qcq.0 for ; Mon, 14 Jul 2014 07:55:57 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe:content-type; bh=k1d7R/9XOv9x9dSzqOn66rILPizqE3BBDWq2kePOaOw=; b=Yzs8EWRxm1qoXCSKzsk0gF3DA+iIzBpZ33Fsubiu01VtyWTCR6QbcYO6hBwp0MMiFT xovBp30H3L7F+9+1en/vslx4yo9q/pbp8k8vZGWVFsuwzLJloum9mRmbVZi5ilBWnLgU DfXIMJ61OBrON3CKjHxMcKmtmv3Oz4iEN3gAxsh045Q8xLehjSKWbojqfFuuHcIP4PUZ GcvdQdSeVw2DfoNU1RLLpK4ptC/2MO8igB7X2UlaRBeM+doLNEroV8ZdchQVx3vnEbB9 X5haDeOvulmSUTL3kDV1CAaUS/iaiU4ME7NnER0TfIcpFrOwaA/cYHYrYRpqihCKotcJ MJ0Q== X-Gm-Message-State: ALoCoQk5HSwGIZDaMOo214WywmrDFxjtyU90BjZJbGFuGgzhKGW0+I6t6hzCw5+tTxONntvjv1rm X-Received: by 10.224.2.193 with SMTP id 1mr7978220qak.9.1405349756962; Mon, 14 Jul 2014 07:55:56 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.100.214 with SMTP id s80ls771887qge.99.gmail; Mon, 14 Jul 2014 07:55:56 -0700 (PDT) X-Received: by 10.220.122.132 with SMTP id l4mr709269vcr.41.1405349756895; Mon, 14 Jul 2014 07:55:56 -0700 (PDT) Received: from mail-vc0-f180.google.com (mail-vc0-f180.google.com [209.85.220.180]) by mx.google.com with ESMTPS id sa4si5408228vdc.98.2014.07.14.07.55.56 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 14 Jul 2014 07:55:56 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.180 as permitted sender) client-ip=209.85.220.180; Received: by mail-vc0-f180.google.com with SMTP id im17so7557343vcb.11 for ; Mon, 14 Jul 2014 07:55:56 -0700 (PDT) X-Received: by 10.58.155.129 with SMTP id vw1mr703567veb.54.1405349756829; Mon, 14 Jul 2014 07:55:56 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.221.37.5 with SMTP id tc5csp141051vcb; Mon, 14 Jul 2014 07:55:56 -0700 (PDT) X-Received: by 10.66.122.135 with SMTP id ls7mr17377526pab.84.1405349755872; Mon, 14 Jul 2014 07:55:55 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id bq15si4696716pdb.27.2014.07.14.07.55.55; Mon, 14 Jul 2014 07:55:55 -0700 (PDT) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932232AbaGNOzu (ORCPT + 8 others); Mon, 14 Jul 2014 10:55:50 -0400 Received: from bear.ext.ti.com ([192.94.94.41]:60623 "EHLO bear.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932225AbaGNOzn (ORCPT ); Mon, 14 Jul 2014 10:55:43 -0400 Received: from dflxv15.itg.ti.com ([128.247.5.124]) by bear.ext.ti.com (8.13.7/8.13.7) with ESMTP id s6EEtaso007296; Mon, 14 Jul 2014 09:55:36 -0500 Received: from DFLE73.ent.ti.com (dfle73.ent.ti.com [128.247.5.110]) by dflxv15.itg.ti.com (8.14.3/8.13.8) with ESMTP id s6EEtaFt032583; Mon, 14 Jul 2014 09:55:36 -0500 Received: from dflp33.itg.ti.com (10.64.6.16) by DFLE73.ent.ti.com (128.247.5.110) with Microsoft SMTP Server id 14.3.174.1; Mon, 14 Jul 2014 09:55:36 -0500 Received: from localhost.localdomain (ileax41-snat.itg.ti.com [10.172.224.153]) by dflp33.itg.ti.com (8.14.3/8.13.8) with ESMTP id s6EEtLNE008433; Mon, 14 Jul 2014 09:55:33 -0500 From: Kishon Vijay Abraham I To: , , , , , , CC: , Subject: [PATCH v2 3/4] Documentation: pci: ti: Add dt binding documentation for PCIe in DRA7xx Date: Mon, 14 Jul 2014 20:25:04 +0530 Message-ID: <1405349705-31400-4-git-send-email-kishon@ti.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1405349705-31400-1-git-send-email-kishon@ti.com> References: <1405349705-31400-1-git-send-email-kishon@ti.com> MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: kishon@ti.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.180 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Added dt binding documentation of PCIe in DRA7xx. Signed-off-by: Kishon Vijay Abraham I --- Documentation/devicetree/bindings/pci/ti-pci.txt | 59 ++++++++++++++++++++++ 1 file changed, 59 insertions(+) create mode 100644 Documentation/devicetree/bindings/pci/ti-pci.txt diff --git a/Documentation/devicetree/bindings/pci/ti-pci.txt b/Documentation/devicetree/bindings/pci/ti-pci.txt new file mode 100644 index 0000000..3d21791 --- /dev/null +++ b/Documentation/devicetree/bindings/pci/ti-pci.txt @@ -0,0 +1,59 @@ +TI PCI Controllers + +PCIe Designware Controller + - compatible: Should be "ti,dra7-pcie"" + - reg : Two register ranges as listed in the reg-names property + - reg-names : The first entry must be "ti-conf" for the TI specific registers + The second entry must be "rc-dbics" for the designware pcie + registers + The third entry must be "config" for the PCIe configuration space + - phys : list of PHY specifiers (used by generic PHY framework) + - phy-names : must be "pcie-phy0", "pcie-phy1", "pcie-phyN".. based on the + number of PHYs as specified in *phys* property. + - ti,hwmods : Name of the hwmod associated to the pcie, "pcie", + where is the instance number of the pcie from the HW spec. + - interrupts : Two interrupt entries must be specified. The first one is for + main interrupt line and the second for MSI interrupt line. + - #address-cells, + #size-cells, + #interrupt-cells, + device_type, + ranges, + num-lanes, + interrupt-map-mask, + interrupt-map : as specified in ../designware-pcie.txt + +Example: +axi { + compatible = "simple-bus"; + #size-cells = <1>; + #address-cells = <1>; + ranges = <0x51000000 0x51000000 0x3000 + 0x0 0x20000000 0x10000000>; + pcie@51000000 { + compatible = "ti,dra7-pcie"; + reg = <0x51000000 0x2000>, <0x51002000 0x14c>, <0x1000 0x2000>; + reg-names = "rc_dbics", "ti_conf", "config"; + interrupts = <0 232 0x4>, <0 233 0x4>; + #address-cells = <3>; + #size-cells = <2>; + device_type = "pci"; + ranges = <0x81000000 0 0 0x03000 0 0x00010000 + 0x82000000 0 0x20013000 0x13000 0 0xffed000>; + #interrupt-cells = <1>; + num-lanes = <1>; + ti,hwmods = "pcie1"; + phys = <&pcie1_phy>; + phy-names = "pcie-phy0"; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0 0 0 1 &pcie_intc 1>, + <0 0 0 2 &pcie_intc 2>, + <0 0 0 3 &pcie_intc 3>, + <0 0 0 4 &pcie_intc 4>; + pcie_intc: interrupt-controller { + interrupt-controller; + #address-cells = <0>; + #interrupt-cells = <1>; + }; + }; +};