From patchwork Mon Jun 16 19:39:43 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alex Elder X-Patchwork-Id: 32003 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-pa0-f70.google.com (mail-pa0-f70.google.com [209.85.220.70]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 1CF6920E7A for ; Mon, 16 Jun 2014 19:40:55 +0000 (UTC) Received: by mail-pa0-f70.google.com with SMTP id lj1sf24084634pab.1 for ; Mon, 16 Jun 2014 12:40:54 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=sKsXYt/H6N3wad/Lqnr9tJ4q/abtL/msVoIKv9q+7sI=; b=TXsBXr3qDzS7zfMzKwEbz5EwU/7G+9Ve9CekZud7HOlXMdU8N4nqpygyrVz6W3rfLv oYcRZZPrFM4cSC3KRu7tCAvcN1OoYYJwaPpasYw92+R0voQ4AZD0dSbbpPV0LMnnecMY xZbXHHJj9MSAkB/fAyRx1qeeznl+7Km69trzlHJqQ1a5xguVXOtVzdrxwk3IGfqc0BX+ 8trr4hlDI0YPif5rA6LR3pnIdqxw+RHJQDsC3fPvdcSdc/asrX7DFdnKg6m/X9oujiOV ZtjnRaKPuLaCXQUJ9Q8vZzXzBycMkxXBgtAv6SWVVg8Nf0QtIhIzuRD3X/6Wl1z7vAQg cSeQ== X-Gm-Message-State: ALoCoQnjXhLVBFbKJaNWlvCVonkezGVqUv9eICanlPyLCohvfSezvR30QSMsHxENso44WeduORjD X-Received: by 10.66.102.9 with SMTP id fk9mr1323614pab.2.1402947654413; Mon, 16 Jun 2014 12:40:54 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.83.240 with SMTP id j103ls4511680qgd.47.gmail; Mon, 16 Jun 2014 12:40:54 -0700 (PDT) X-Received: by 10.52.13.98 with SMTP id g2mr1992194vdc.46.1402947654278; Mon, 16 Jun 2014 12:40:54 -0700 (PDT) Received: from mail-vc0-f180.google.com (mail-vc0-f180.google.com [209.85.220.180]) by mx.google.com with ESMTPS id yn17si4473535vdb.49.2014.06.16.12.40.54 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 16 Jun 2014 12:40:54 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.180 as permitted sender) client-ip=209.85.220.180; Received: by mail-vc0-f180.google.com with SMTP id im17so5468105vcb.11 for ; Mon, 16 Jun 2014 12:40:54 -0700 (PDT) X-Received: by 10.220.174.137 with SMTP id t9mr18041548vcz.12.1402947654183; Mon, 16 Jun 2014 12:40:54 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.221.54.6 with SMTP id vs6csp157871vcb; Mon, 16 Jun 2014 12:40:53 -0700 (PDT) X-Received: by 10.66.131.39 with SMTP id oj7mr26735585pab.20.1402947653202; Mon, 16 Jun 2014 12:40:53 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id rq4si14739554pac.66.2014.06.16.12.40.52; Mon, 16 Jun 2014 12:40:52 -0700 (PDT) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932111AbaFPTkv (ORCPT + 8 others); Mon, 16 Jun 2014 15:40:51 -0400 Received: from mail-ig0-f172.google.com ([209.85.213.172]:47683 "EHLO mail-ig0-f172.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1755816AbaFPTjb (ORCPT ); Mon, 16 Jun 2014 15:39:31 -0400 Received: by mail-ig0-f172.google.com with SMTP id hn18so198836igb.17 for ; Mon, 16 Jun 2014 12:39:30 -0700 (PDT) X-Received: by 10.50.45.38 with SMTP id j6mr27648058igm.10.1402947570676; Mon, 16 Jun 2014 12:39:30 -0700 (PDT) Received: from localhost.localdomain (c-71-195-31-37.hsd1.mn.comcast.net. [71.195.31.37]) by mx.google.com with ESMTPSA id qo12sm22982909igb.21.2014.06.16.12.39.29 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 16 Jun 2014 12:39:30 -0700 (PDT) From: Alex Elder To: mporter@linaro.org, bcm@fixthebug.org, linux@arm.linux.org.uk, devicetree@vger.kernel.org, arnd@arndb.de, sboyd@codeaurora.org Cc: bcm-kernel-feedback-list@broadcom.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v5 1/5] devicetree: bindings: document Broadcom CPU enable method Date: Mon, 16 Jun 2014 14:39:43 -0500 Message-Id: <1402947587-13898-2-git-send-email-elder@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1402947587-13898-1-git-send-email-elder@linaro.org> References: <1402947587-13898-1-git-send-email-elder@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: elder@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.180 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Broadcom mobile SoCs use a ROM-implemented holding pen for controlled boot of secondary cores. A special register is used to communicate to the ROM that a secondary core should start executing kernel code. This enable method is currently used for members of the bcm281xx and bcm21664 SoC families. The use of an enable method also allows the SMP operation vector to be assigned as a result of device tree content for these SoCs. Signed-off-by: Alex Elder --- Documentation/devicetree/bindings/arm/cpus.txt | 12 ++++++++++++ 1 file changed, 12 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/cpus.txt b/Documentation/devicetree/bindings/arm/cpus.txt index 1fe72a0..cdca080 100644 --- a/Documentation/devicetree/bindings/arm/cpus.txt +++ b/Documentation/devicetree/bindings/arm/cpus.txt @@ -184,6 +184,7 @@ nodes to be present and contain the properties described below. can be one of: "allwinner,sun6i-a31" "arm,psci" + "brcm,bcm11351-cpu-method" "marvell,armada-375-smp" "marvell,armada-380-smp" "marvell,armada-xp-smp" @@ -215,6 +216,17 @@ nodes to be present and contain the properties described below. Value type: Definition: Specifies the ACC[2] node associated with this CPU. + - secondary-boot-reg + Usage: + Required for systems that have an "enable-method" + property value of "brcm,bcm11351-cpu-method". + Value type: + Definition: + Specifies the physical address of the register used to + request the ROM holding pen code release a secondary + CPU. The value written to the register is formed by + encoding the target CPU id into the low bits of the + physical start address it should jump to. Example 1 (dual-cluster big.LITTLE system 32-bit):