From patchwork Tue Mar 18 11:28:52 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lorenzo Pieralisi X-Patchwork-Id: 26485 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-vc0-f197.google.com (mail-vc0-f197.google.com [209.85.220.197]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 4AEAA203C3 for ; Tue, 18 Mar 2014 11:30:57 +0000 (UTC) Received: by mail-vc0-f197.google.com with SMTP id if11sf16471505vcb.4 for ; Tue, 18 Mar 2014 04:30:57 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:subject:date:message-id :in-reply-to:references:cc:precedence:list-id:list-unsubscribe :list-archive:list-post:list-help:list-subscribe:mime-version:sender :errors-to:x-original-sender:x-original-authentication-results :mailing-list:content-type:content-transfer-encoding; bh=oNuC7MBdjEK6w6AqqbEDoLQ+L1UGcWA7+1dkPc/GBr0=; b=eRR0J230mAiQx3eXV5zguo9fcnEg5A7wIA3Ay4eymIZSbKS5gFHrbU4S0JQ9JbqWz7 nkGyjPRMAI6A3WOFbxeutAgAKuan9YvyEmo5anjaaQOO0xaVkDBcgbVTp3EqxqVEje1j i3BZ67KNM4YrwpRo9FBMjG9R+1oIUSWLZHGpYrvk1wTwf5q+TM1ieAYxFQj7qcbroPbh 6sGkGy6ULhTuevmh/f+ePDKIVXZiKiDpo9Px5babAtBg1ciicDe3Ok5DVeUI4Ev8llDK uqCy7D2EbaRHC0+sxiGUQkjyHls9qtqudx0IkrGpgZYIdqbldnKHdboIubVHy6LnlMb1 esHw== X-Gm-Message-State: ALoCoQkxD6FIO0+hvfiD5wvUUyQ5sOGzOkDQkgAa/YhJRxRSjuw5F6M09uGI5gQfWRiyB4ghDOR8 X-Received: by 10.236.91.107 with SMTP id g71mr5150384yhf.53.1395142257072; Tue, 18 Mar 2014 04:30:57 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.107.7 with SMTP id g7ls2086843qgf.53.gmail; Tue, 18 Mar 2014 04:30:56 -0700 (PDT) X-Received: by 10.220.247.68 with SMTP id mb4mr1086915vcb.37.1395142256916; Tue, 18 Mar 2014 04:30:56 -0700 (PDT) Received: from mail-vc0-f177.google.com (mail-vc0-f177.google.com [209.85.220.177]) by mx.google.com with ESMTPS id yb7si3527908vec.55.2014.03.18.04.30.56 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 18 Mar 2014 04:30:56 -0700 (PDT) Received-SPF: neutral (google.com: 209.85.220.177 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) client-ip=209.85.220.177; Received: by mail-vc0-f177.google.com with SMTP id if17so6956508vcb.36 for ; Tue, 18 Mar 2014 04:30:56 -0700 (PDT) X-Received: by 10.58.34.67 with SMTP id x3mr1096907vei.37.1395142256610; Tue, 18 Mar 2014 04:30:56 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.220.78.9 with SMTP id i9csp197661vck; Tue, 18 Mar 2014 04:30:55 -0700 (PDT) X-Received: by 10.180.37.178 with SMTP id z18mr14321797wij.46.1395142254737; Tue, 18 Mar 2014 04:30:54 -0700 (PDT) Received: from casper.infradead.org (casper.infradead.org. [2001:770:15f::2]) by mx.google.com with ESMTPS id j2si11954673wjf.30.2014.03.18.04.30.54 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 18 Mar 2014 04:30:54 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-arm-kernel-bounces+patch=linaro.org@lists.infradead.org designates 2001:770:15f::2 as permitted sender) client-ip=2001:770:15f::2; Received: from merlin.infradead.org ([205.233.59.134]) by casper.infradead.org with esmtps (Exim 4.80.1 #2 (Red Hat Linux)) id 1WPsCZ-0001T0-1y; Tue, 18 Mar 2014 11:29:00 +0000 Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.80.1 #2 (Red Hat Linux)) id 1WPsCF-00074U-5v; Tue, 18 Mar 2014 11:28:39 +0000 Received: from service87.mimecast.com ([91.220.42.44]) by merlin.infradead.org with esmtp (Exim 4.80.1 #2 (Red Hat Linux)) id 1WPsBk-00070i-Aj for linux-arm-kernel@lists.infradead.org; Tue, 18 Mar 2014 11:28:14 +0000 Received: from cam-owa1.Emea.Arm.com (fw-tnat.cambridge.arm.com [217.140.96.21]) by service87.mimecast.com; Tue, 18 Mar 2014 11:27:46 +0000 Received: from red-moon.cambridge.arm.com ([10.1.255.212]) by cam-owa1.Emea.Arm.com with Microsoft SMTPSVC(6.0.3790.3959); Tue, 18 Mar 2014 11:27:54 +0000 From: Lorenzo Pieralisi To: devicetree@vger.kernel.org Subject: [PATCH RFC v5 3/3] Documentation: arm: define DT idle states bindings Date: Tue, 18 Mar 2014 11:28:52 +0000 Message-Id: <1395142132-20788-4-git-send-email-lorenzo.pieralisi@arm.com> X-Mailer: git-send-email 1.8.4 In-Reply-To: <1395142132-20788-1-git-send-email-lorenzo.pieralisi@arm.com> References: <1395142132-20788-1-git-send-email-lorenzo.pieralisi@arm.com> X-OriginalArrivalTime: 18 Mar 2014 11:27:54.0339 (UTC) FILETIME=[1AC41330:01CF429D] X-MC-Unique: 114031811274602701 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20140318_072808_879268_4D372273 X-CRM114-Status: GOOD ( 19.29 ) X-Spam-Score: -2.6 (--) X-Spam-Report: SpamAssassin version 3.3.2 on merlin.infradead.org summary: Content analysis details: (-2.6 points) pts rule name description ---- ---------------------- -------------------------------------------------- -0.7 RCVD_IN_DNSWL_LOW RBL: Sender listed at http://www.dnswl.org/, low trust [91.220.42.44 listed in list.dnswl.org] -0.0 SPF_PASS SPF: sender matches SPF record -1.9 BAYES_00 BODY: Bayes spam probability is 0 to 1% [score: 0.0000] Cc: Mark Rutland , Mike Turquette , Tomasz Figa , Mark Hambleton , Lorenzo Pieralisi , Russell King , Sebastian Capella , Nicolas Pitre , Daniel Lezcano , linux-arm-kernel@lists.infradead.org, Grant Likely , Dave Martin , Charles Garcia Tobin , Kevin Hilman , linux-pm@vger.kernel.org, Kumar Gala , Rob Herring , Vincent Guittot , Antti Miettinen , Peter De Schrijver , Stephen Boyd , Amit Kucheria , Mark Brown , Santosh Shilimkar , Hanjun Guo , Sudeep Holla X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: , List-Help: , List-Subscribe: , MIME-Version: 1.0 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patch=linaro.org@lists.infradead.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lorenzo.pieralisi@arm.com X-Original-Authentication-Results: mx.google.com; spf=neutral (google.com: 209.85.220.177 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 ARM based platforms implement a variety of power management schemes that allow processors to enter idle states at run-time. The parameters defining these idle states vary on a per-platform basis forcing the OS to hardcode the state parameters in platform specific static tables whose size grows as the number of platforms supported in the kernel increases and hampers device drivers standardization. Therefore, this patch aims at standardizing idle state device tree bindings for ARM platforms. Bindings define idle state parameters inclusive of entry methods and state latencies, to allow operating systems to retrieve the configuration entries from the device tree and initialize the related power management drivers, paving the way for common code in the kernel to deal with idle states and removing the need for static data in current and previous kernel versions. Signed-off-by: Lorenzo Pieralisi --- Documentation/devicetree/bindings/arm/cpus.txt | 18 + .../devicetree/bindings/arm/idle-states.txt | 771 +++++++++++++++++++++ 2 files changed, 789 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/idle-states.txt diff --git a/Documentation/devicetree/bindings/arm/cpus.txt b/Documentation/devicetree/bindings/arm/cpus.txt index 9130435..79a1d9b 100644 --- a/Documentation/devicetree/bindings/arm/cpus.txt +++ b/Documentation/devicetree/bindings/arm/cpus.txt @@ -191,6 +191,19 @@ nodes to be present and contain the properties described below. property identifying a 64-bit zero-initialised memory location. + - cpu-idle-states + Usage: Optional + Value type: + Definition: + # List of phandles to idle state nodes supported + by this cpu [1]. + + - power-domain + Usage: Optional + Value type: + Definition: A phandle and power domain specifier as defined by + bindings of power domain specified by [2]. + Example 1 (dual-cluster big.LITTLE system 32-bit): cpus { @@ -382,3 +395,8 @@ cpus { cpu-release-addr = <0 0x20000000>; }; }; + +[1] ARM Linux kernel documentation - idle states bindings + Documentation/devicetree/bindings/arm/idle-states.txt +[2] Kernel documentation - power domain bindings + Documentation/devicetree/bindings/power/power_domain.txt diff --git a/Documentation/devicetree/bindings/arm/idle-states.txt b/Documentation/devicetree/bindings/arm/idle-states.txt new file mode 100644 index 0000000..fee176d --- /dev/null +++ b/Documentation/devicetree/bindings/arm/idle-states.txt @@ -0,0 +1,771 @@ +========================================== +ARM idle states binding description +========================================== + +========================================== +1 - Introduction +========================================== + +ARM systems contain HW capable of managing power consumption dynamically, +where cores can be put in different low-power states (ranging from simple +wfi to power gating) according to OSPM policies. The CPU states representing +the range of dynamic idle states that a processor can enter at run-time, can be +specified through device tree bindings representing the parameters required +to enter/exit specific idle states on a given processor. + +According to the Server Base System Architecture document (SBSA, [4]), the +power states an ARM CPU can be put into are identified by the following list: + +- Running +- Idle_standby +- Idle_retention +- Sleep +- Off + +The power states described in the SBSA document define the basic CPU states on +top of which ARM platforms implement power management schemes that allow an OS +PM implementation to put the processor in different idle states (which include +states listed above; "off" state is not an idle state since it does not have +wake-up capabilities, hence it is not considered in this document). + +Idle state parameters (eg entry latency) are platform specific and need to be +characterized with bindings that provide the required information to OSPM +code so that it can build the required tables and use them at runtime. + +The device tree binding definition for ARM idle states is the subject of this +document. + +=========================================== +2 - idle-states node +=========================================== + +ARM processor idle states are defined within the idle-states node, which is +a direct child of the cpus node and provides a container where the processor +idle states, defined as device tree nodes, are listed. + +- idle-states node + + Usage: Optional - On ARM systems, is a container of processor idle + states nodes. If the system does not provide CPU + power management capabilities or the processor just + supports idle_standby an idle-states node is not + required. + + Description: idle-states node is a container node, where its + subnodes describe the CPU idle states. + + Node name must be "idle-states". + + The idle-states node's parent node must be the cpus node. + + The idle-states node's child nodes can be: + + - one or more state nodes + + Any other configuration is considered invalid. + + An idle-states node defines the following properties: + + - entry-method + Usage: Required + Value type: + Definition: Describes the method by which a CPU enters the + idle states. This property is required and must be + one of: + + - "arm,psci" + ARM PSCI firmware interface [3]. + + - "[vendor],[method]" + An implementation dependent string with + format "vendor,method", where vendor is a string + denoting the name of the manufacturer and + method is a string specifying the mechanism + used to enter the idle state. + +The nodes describing the idle states (state) can only be defined within the +idle-states node. + +Any other configuration is consider invalid and therefore must be ignored. + +=========================================== +3 - state node +=========================================== + +A state node represents an idle state description and must be defined as +follows: + +- state node + + Description: must be child of either the idle-states node or + a state node. + + The state node name shall follow standard device tree naming + rules ([6], 2.2.1 "Node names"), in particular state nodes which + are siblings within a single common parent must be given a unique name. + + The idle state entered by executing the wfi instruction (idle_standby + SBSA,[4][5]) is considered standard on all ARM platforms and therefore + must not be listed. + + A state node can contain state child nodes. A state node with + children represents a hierarchical state, which is a superset of + the child states. + + A state node defines the following properties: + + - compatible + Usage: Required + Value type: + Definition: Must be "arm,idle-state". + + - index + Usage: Required + Value type: + Definition: It represents the idle state index. + The index must be given an increasing + value = {0, 1, ....}, starting from 0, with higher + values implying less power consumption. + Indices must be unique as seen from a cpu + perspective, ie phandles in the cpu nodes [1] + cpu-idle-states array property are not allowed to + point at idle state nodes having the same index + value. + + - logic-state-retained + Usage: See definition + Value type: + Definition: if present logic is retained on state entry, + otherwise it is lost. + + - cache-state-retained + Usage: See definition + Value type: + Definition: if present cache memory is retained on state entry, + otherwise it is lost. + + - entry-method-param + Usage: See definition. + Value type: + Definition: Depends on the idle-states node entry-method + property value. Refer to the entry-method bindings + for this property value definition. + + - entry-latency-us + Usage: Required + Value type: + Definition: u32 value representing worst case latency + in microseconds required to enter the idle state. + + - exit-latency-us + Usage: Required + Value type: + Definition: u32 value representing worst case latency + in microseconds required to exit the idle state. + + - min-residency-us + Usage: Required + Value type: + Definition: u32 value representing time in microseconds + required for the CPU to be in the idle state to + guarantee power savings maximization. + + - power-domains + Usage: Optional + Value type: + Definition: List of phandle and power domain specifiers ([2]) + describing the power domains that are affected by + the idle state entry. All devices whose + power-domains property contains entries referring + to one of the power domains listed in this + property are affected by the idle state entry. + +=========================================== +4 - Examples +=========================================== + +Example 1 (ARM 64-bit, 16-cpu system): + +pd_clusters: power-domain-clusters@80002000 { + compatible = "arm,power-controller"; + reg = <0x0 0x80002000 0x0 0x1000>; + #power-domain-cells = <1>; + #address-cells = <2>; + #size-cells = <2>; + + pd_cores: power-domain-cores@80000000 { + compatible = "arm,power-controller"; + reg = <0x0 0x80000000 0x0 0x1000>; + #power-domain-cells = <1>; + }; +}; + +cpus { + #size-cells = <0>; + #address-cells = <2>; + + idle-states { + entry-method = "arm,psci-cpu-suspend"; + + CLUSTER_RETENTION_0: cluster-retention-0 { + compatible = "arm,idle-state"; + index = <2>; + logic-state-retained; + cache-state-retained; + entry-method-param = <0x1010000>; + entry-latency-us = <50>; + exit-latency-us = <100>; + min-residency-us = <250>; + power-domains = <&pd_clusters 0>; + CPU_RETENTION_0_0: cpu-retention-0 { + compatible = "arm,idle-state"; + index = <0>; + cache-state-retained; + entry-method-param = <0x0010000>; + entry-latency-us = <20>; + exit-latency-us = <40>; + min-residency-us = <30>; + power-domains = <&pd_cores 0>, + <&pd_cores 1>, + <&pd_cores 2>, + <&pd_cores 3>, + <&pd_cores 4>, + <&pd_cores 5>, + <&pd_cores 6>, + <&pd_cores 7>; + }; + }; + + CLUSTER_SLEEP_0: cluster-sleep-0 { + compatible = "arm,idle-state"; + index = <3>; + entry-method-param = <0x1010000>; + entry-latency-us = <600>; + exit-latency-us = <1100>; + min-residency-us = <2700>; + power-domains = <&pd_clusters 0>; + CPU_SLEEP_0_0: cpu-sleep-0 { + /* cpu sleep */ + compatible = "arm,idle-state"; + index = <1>; + entry-method-param = <0x0010000>; + entry-latency-us = <250>; + exit-latency-us = <500>; + min-residency-us = <350>; + power-domains = <&pd_cores 0>, + <&pd_cores 1>, + <&pd_cores 2>, + <&pd_cores 3>, + <&pd_cores 4>, + <&pd_cores 5>, + <&pd_cores 6>, + <&pd_cores 7>; + }; + }; + CLUSTER_RETENTION_1: cluster-retention-1 { + compatible = "arm,idle-state"; + index = <2>; + logic-state-retained; + cache-state-retained; + entry-method-param = <0x1010000>; + entry-latency-us = <50>; + exit-latency-us = <100>; + min-residency-us = <270>; + power-domains = <&pd_clusters 1>; + CPU_RETENTION_1_0: cpu-retention-0 { + compatible = "arm,idle-state"; + index = <0>; + cache-state-retained; + entry-method-param = <0x0010000>; + entry-latency-us = <20>; + exit-latency-us = <40>; + min-residency-us = <30>; + power-domains = <&pd_cores 8>, + <&pd_cores 9>, + <&pd_cores 10>, + <&pd_cores 11>, + <&pd_cores 12>, + <&pd_cores 13>, + <&pd_cores 14>, + <&pd_cores 15>; + }; + }; + + CLUSTER_SLEEP_1: cluster-sleep-1 { + compatible = "arm,idle-state"; + index = <3>; + entry-method-param = <0x1010000>; + entry-latency-us = <500>; + exit-latency-us = <1200>; + min-residency-us = <3500>; + power-domains = <&pd_clusters 1>; + CPU_SLEEP_1_0: cpu-sleep-0 { + compatible = "arm,idle-state"; + index = <1>; + entry-method-param = <0x0010000>; + entry-latency-us = <70>; + exit-latency-us = <100>; + min-residency-us = <100>; + power-domains = <&pd_cores 8>, + <&pd_cores 9>, + <&pd_cores 10>, + <&pd_cores 11>, + <&pd_cores 12>, + <&pd_cores 13>, + <&pd_cores 14>, + <&pd_cores 15>; + }; + }; + }; + + CPU0: cpu@0 { + device_type = "cpu"; + compatible = "arm,cortex-a57"; + reg = <0x0 0x0>; + enable-method = "psci"; + next-level-cache = <&L1_0>; + cpu-idle-states = <&CPU_RETENTION_0_0 &CPU_SLEEP_0_0 + &CLUSTER_RETENTION_0 &CLUSTER_SLEEP_0>; + L1_0: l1-cache { + compatible = "arm,arch-cache"; + next-level-cache = <&L2_0>; + power-domain = <&pd_cores 0>; + }; + L2_0: l2-cache { + compatible = "arm,arch-cache"; + power-domain = <&pd_clusters 0>; + }; + }; + + CPU1: cpu@1 { + device_type = "cpu"; + compatible = "arm,cortex-a57"; + reg = <0x0 0x1>; + enable-method = "psci"; + next-level-cache = <&L1_1>; + cpu-idle-states = <&CPU_RETENTION_0_0 &CPU_SLEEP_0_0 + &CLUSTER_RETENTION_0 &CLUSTER_SLEEP_0>; + L1_1: l1-cache { + compatible = "arm,arch-cache"; + next-level-cache = <&L2_0>; + power-domain = <&pd_cores 1>; + }; + }; + + CPU2: cpu@100 { + device_type = "cpu"; + compatible = "arm,cortex-a57"; + reg = <0x0 0x100>; + enable-method = "psci"; + next-level-cache = <&L1_2>; + cpu-idle-states = <&CPU_RETENTION_0_0 &CPU_SLEEP_0_0 + &CLUSTER_RETENTION_0 &CLUSTER_SLEEP_0>; + L1_2: l1-cache { + compatible = "arm,arch-cache"; + next-level-cache = <&L2_0>; + power-domain = <&pd_cores 2>; + }; + }; + + CPU3: cpu@101 { + device_type = "cpu"; + compatible = "arm,cortex-a57"; + reg = <0x0 0x101>; + enable-method = "psci"; + next-level-cache = <&L1_3>; + cpu-idle-states = <&CPU_RETENTION_0_0 &CPU_SLEEP_0_0 + &CLUSTER_RETENTION_0 &CLUSTER_SLEEP_0>; + L1_3: l1-cache { + compatible = "arm,arch-cache"; + next-level-cache = <&L2_0>; + power-domain = <&pd_cores 3>; + }; + }; + + CPU4: cpu@10000 { + device_type = "cpu"; + compatible = "arm,cortex-a57"; + reg = <0x0 0x10000>; + enable-method = "psci"; + next-level-cache = <&L1_4>; + cpu-idle-states = <&CPU_RETENTION_0_0 &CPU_SLEEP_0_0 + &CLUSTER_RETENTION_0 &CLUSTER_SLEEP_0>; + L1_4: l1-cache { + compatible = "arm,arch-cache"; + next-level-cache = <&L2_0>; + power-domain = <&pd_cores 4>; + }; + }; + + CPU5: cpu@10001 { + device_type = "cpu"; + compatible = "arm,cortex-a57"; + reg = <0x0 0x10001>; + enable-method = "psci"; + next-level-cache = <&L1_5>; + cpu-idle-states = <&CPU_RETENTION_0_0 &CPU_SLEEP_0_0 + &CLUSTER_RETENTION_0 &CLUSTER_SLEEP_0>; + L1_5: l1-cache { + compatible = "arm,arch-cache"; + next-level-cache = <&L2_0>; + power-domain = <&pd_cores 5>; + }; + }; + + CPU6: cpu@10100 { + device_type = "cpu"; + compatible = "arm,cortex-a57"; + reg = <0x0 0x10100>; + enable-method = "psci"; + next-level-cache = <&L1_6>; + cpu-idle-states = <&CPU_RETENTION_0_0 &CPU_SLEEP_0_0 + &CLUSTER_RETENTION_0 &CLUSTER_SLEEP_0>; + L1_6: l1-cache { + compatible = "arm,arch-cache"; + next-level-cache = <&L2_0>; + power-domain = <&pd_cores 6>; + }; + }; + + CPU7: cpu@10101 { + device_type = "cpu"; + compatible = "arm,cortex-a57"; + reg = <0x0 0x10101>; + enable-method = "psci"; + next-level-cache = <&L1_7>; + cpu-idle-states = <&CPU_RETENTION_0_0 &CPU_SLEEP_0_0 + &CLUSTER_RETENTION_0 &CLUSTER_SLEEP_0>; + L1_7: l1-cache { + compatible = "arm,arch-cache"; + next-level-cache = <&L2_0>; + power-domain = <&pd_cores 7>; + }; + }; + + CPU8: cpu@100000000 { + device_type = "cpu"; + compatible = "arm,cortex-a53"; + reg = <0x1 0x0>; + enable-method = "psci"; + next-level-cache = <&L1_8>; + cpu-idle-states = <&CPU_RETENTION_1_0 &CPU_SLEEP_1_0 + &CLUSTER_RETENTION_1 &CLUSTER_SLEEP_1>; + L1_8: l1-cache { + compatible = "arm,arch-cache"; + next-level-cache = <&L2_1>; + power-domain = <&pd_cores 8>; + }; + L2_1: l2-cache { + compatible = "arm,arch-cache"; + power-domain = <&pd_clusters 1>; + }; + }; + + CPU9: cpu@100000001 { + device_type = "cpu"; + compatible = "arm,cortex-a53"; + reg = <0x1 0x1>; + enable-method = "psci"; + next-level-cache = <&L1_9>; + cpu-idle-states = <&CPU_RETENTION_1_0 &CPU_SLEEP_1_0 + &CLUSTER_RETENTION_1 &CLUSTER_SLEEP_1>; + L1_9: l1-cache { + compatible = "arm,arch-cache"; + next-level-cache = <&L2_1>; + power-domain = <&pd_cores 9>; + }; + }; + + CPU10: cpu@100000100 { + device_type = "cpu"; + compatible = "arm,cortex-a53"; + reg = <0x1 0x100>; + enable-method = "psci"; + next-level-cache = <&L1_10>; + cpu-idle-states = <&CPU_RETENTION_1_0 &CPU_SLEEP_1_0 + &CLUSTER_RETENTION_1 &CLUSTER_SLEEP_1>; + L1_10: l1-cache { + compatible = "arm,arch-cache"; + next-level-cache = <&L2_1>; + power-domain = <&pd_cores 10>; + }; + }; + + CPU11: cpu@100000101 { + device_type = "cpu"; + compatible = "arm,cortex-a53"; + reg = <0x1 0x101>; + enable-method = "psci"; + next-level-cache = <&L1_11>; + cpu-idle-states = <&CPU_RETENTION_1_0 &CPU_SLEEP_1_0 + &CLUSTER_RETENTION_1 &CLUSTER_SLEEP_1>; + L1_11: l1-cache { + compatible = "arm,arch-cache"; + next-level-cache = <&L2_1>; + power-domain = <&pd_cores 11>; + }; + }; + + CPU12: cpu@100010000 { + device_type = "cpu"; + compatible = "arm,cortex-a53"; + reg = <0x1 0x10000>; + enable-method = "psci"; + next-level-cache = <&L1_12>; + cpu-idle-states = <&CPU_RETENTION_1_0 &CPU_SLEEP_1_0 + &CLUSTER_RETENTION_1 &CLUSTER_SLEEP_1>; + L1_12: l1-cache { + compatible = "arm,arch-cache"; + next-level-cache = <&L2_1>; + power-domain = <&pd_cores 12>; + }; + }; + + CPU13: cpu@100010001 { + device_type = "cpu"; + compatible = "arm,cortex-a53"; + reg = <0x1 0x10001>; + enable-method = "psci"; + next-level-cache = <&L1_13>; + cpu-idle-states = <&CPU_RETENTION_1_0 &CPU_SLEEP_1_0 + &CLUSTER_RETENTION_1 &CLUSTER_SLEEP_1>; + L1_13: l1-cache { + compatible = "arm,arch-cache"; + next-level-cache = <&L2_1>; + power-domain = <&pd_cores 13>; + }; + }; + + CPU14: cpu@100010100 { + device_type = "cpu"; + compatible = "arm,cortex-a53"; + reg = <0x1 0x10100>; + enable-method = "psci"; + next-level-cache = <&L1_14>; + cpu-idle-states = <&CPU_RETENTION_1_0 &CPU_SLEEP_1_0 + &CLUSTER_RETENTION_1 &CLUSTER_SLEEP_1>; + L1_14: l1-cache { + compatible = "arm,arch-cache"; + next-level-cache = <&L2_1>; + power-domain = <&pd_cores 14>; + }; + }; + + CPU15: cpu@100010101 { + device_type = "cpu"; + compatible = "arm,cortex-a53"; + reg = <0x1 0x10101>; + enable-method = "psci"; + next-level-cache = <&L1_15>; + cpu-idle-states = <&CPU_RETENTION_1_0 &CPU_SLEEP_1_0 + &CLUSTER_RETENTION_1 &CLUSTER_SLEEP_1>; + L1_15: l1-cache { + compatible = "arm,arch-cache"; + next-level-cache = <&L2_1>; + power-domain = <&pd_cores 15>; + }; + }; +}; + +Example 2 (ARM 32-bit, 8-cpu system, two clusters): + +pd_clusters: power-domain-clusters@80002000 { + compatible = "arm,power-controller"; + reg = <0x80002000 0x1000>; + #power-domain-cells = <1>; + #address-cells = <1>; + #size-cells = <1>; + + pd_cores: power-domain-cores@80000000 { + compatible = "arm,power-controller"; + reg = <0x80000000 0x1000>; + #power-domain-cells = <1>; + }; +}; + +cpus { + #size-cells = <0>; + #address-cells = <1>; + + idle-states { + entry-method = "arm,psci-cpu-suspend"; + + CLUSTER_SLEEP_0: cluster-sleep-0 { + compatible = "arm,idle-state"; + index = <1>; + entry-method-param = <0x1010000>; + entry-latency-us = <1000>; + exit-latency-us = <1500>; + min-residency-us = <1500>; + power-domains = <&pd_clusters 0>; + CPU_SLEEP_0_0: cpu-sleep-0 { + compatible = "arm,idle-state"; + index = <0>; + entry-method-param = <0x0010000>; + entry-latency-us = <400>; + exit-latency-us = <500>; + min-residency-us = <300>; + power-domains = <&pd_cores 0>, + <&pd_cores 1>, + <&pd_cores 2>, + <&pd_cores 3>; + }; + }; + + CLUSTER_SLEEP_1: cluster-sleep-1 { + compatible = "arm,idle-state"; + index = <1>; + entry-method-param = <0x1010000>; + entry-latency-us = <800>; + exit-latency-us = <2000>; + min-residency-us = <6500>; + power-domains = <&pd_clusters 1>; + CPU_SLEEP_1_0: cpu-sleep-0 { + compatible = "arm,idle-state"; + index = <0>; + entry-method-param = <0x0010000>; + entry-latency-us = <300>; + exit-latency-us = <500>; + min-residency-us = <500>; + power-domains = <&pd_cores 4>, + <&pd_cores 5>, + <&pd_cores 6>, + <&pd_cores 7>; + }; + }; + }; + + CPU0: cpu@0 { + device_type = "cpu"; + compatible = "arm,cortex-a15"; + reg = <0x0>; + next-level-cache = <&L1_0>; + cpu-idle-states = <&CPU_SLEEP_0_0 &CLUSTER_SLEEP_0>; + L1_0: l1-cache { + compatible = "arm,arch-cache"; + next-level-cache = <&L2_0>; + power-domain = <&pd_cores 0>; + }; + L2_0: l2-cache { + compatible = "arm,arch-cache"; + power-domain = <&pd_clusters 0>; + }; + }; + + CPU1: cpu@1 { + device_type = "cpu"; + compatible = "arm,cortex-a15"; + reg = <0x1>; + next-level-cache = <&L1_1>; + cpu-idle-states = <&CPU_SLEEP_0_0 &CLUSTER_SLEEP_0>; + L1_1: l1-cache { + compatible = "arm,arch-cache"; + next-level-cache = <&L2_0>; + power-domain = <&pd_cores 1>; + }; + }; + + CPU2: cpu@2 { + device_type = "cpu"; + compatible = "arm,cortex-a15"; + reg = <0x2>; + next-level-cache = <&L1_2>; + cpu-idle-states = <&CPU_SLEEP_0_0 &CLUSTER_SLEEP_0>; + L1_2: l1-cache { + compatible = "arm,arch-cache"; + next-level-cache = <&L2_0>; + power-domain = <&pd_cores 2>; + }; + }; + + CPU3: cpu@3 { + device_type = "cpu"; + compatible = "arm,cortex-a15"; + reg = <0x3>; + next-level-cache = <&L1_3>; + cpu-idle-states = <&CPU_SLEEP_0_0 &CLUSTER_SLEEP_0>; + L1_3: l1-cache { + compatible = "arm,arch-cache"; + next-level-cache = <&L2_0>; + power-domain = <&pd_cores 3>; + }; + }; + + CPU4: cpu@100 { + device_type = "cpu"; + compatible = "arm,cortex-a7"; + reg = <0x100>; + next-level-cache = <&L1_4>; + cpu-idle-states = <&CPU_SLEEP_1_0 &CLUSTER_SLEEP_1>; + L1_4: l1-cache { + compatible = "arm,arch-cache"; + next-level-cache = <&L2_1>; + power-domain = <&pd_cores 4>; + }; + L2_1: l2-cache { + compatible = "arm,arch-cache"; + power-domain = <&pd_clusters 1>; + }; + }; + + CPU5: cpu@101 { + device_type = "cpu"; + compatible = "arm,cortex-a7"; + reg = <0x101>; + next-level-cache = <&L1_5>; + cpu-idle-states = <&CPU_SLEEP_1_0 &CLUSTER_SLEEP_1>; + L1_5: l1-cache { + compatible = "arm,arch-cache"; + next-level-cache = <&L2_1>; + power-domain = <&pd_cores 5>; + }; + }; + + CPU6: cpu@102 { + device_type = "cpu"; + compatible = "arm,cortex-a7"; + reg = <0x102>; + next-level-cache = <&L1_6>; + cpu-idle-states = <&CPU_SLEEP_1_0 &CLUSTER_SLEEP_1>; + L1_6: l1-cache { + compatible = "arm,arch-cache"; + next-level-cache = <&L2_1>; + power-domain = <&pd_cores 6>; + }; + }; + + CPU7: cpu@103 { + device_type = "cpu"; + compatible = "arm,cortex-a7"; + reg = <0x103>; + next-level-cache = <&L1_7>; + cpu-idle-states = <&CPU_SLEEP_1_0 &CLUSTER_SLEEP_1>; + L1_7: l1-cache { + compatible = "arm,arch-cache"; + next-level-cache = <&L2_1>; + power-domain = <&pd_cores 7>; + }; + }; +}; + +=========================================== +4 - References +=========================================== + +[1] ARM Linux Kernel documentation - CPUs bindings + Documentation/devicetree/bindings/arm/cpus.txt + +[2] ARM Linux Kernel documentation - power domain bindings + Documentation/devicetree/bindings/power/power_domain.txt + +[3] ARM Linux Kernel documentation - PSCI bindings + Documentation/devicetree/bindings/arm/psci.txt + +[4] ARM Server Base System Architecture (SBSA) + http://infocenter.arm.com/help/index.jsp + +[5] ARM Architecture Reference Manuals + http://infocenter.arm.com/help/index.jsp + +[6] ePAPR standard + https://www.power.org/documentation/epapr-version-1-1/