From patchwork Tue Jul 25 07:37:01 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Quentin Schulz X-Patchwork-Id: 108616 Delivered-To: patch@linaro.org Received: by 10.140.101.44 with SMTP id t41csp260131qge; Tue, 25 Jul 2017 00:41:10 -0700 (PDT) X-Received: by 10.99.100.198 with SMTP id y189mr18454706pgb.355.1500968469932; Tue, 25 Jul 2017 00:41:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1500968469; cv=none; d=google.com; s=arc-20160816; b=exdHAlrEcVR/med8uy365LJ7Yb9rAKKUafcYB3KV0uj3BdFd7iSljQt1N9jxwmtSDS 83yvpIt6bm7Wk6AV+XW5uXZ4bAVlP1bJ+fT3nK2MfIjKeoooM9gL8W9mM4OCxi5igAX2 mwRjPnUfCVxPBRbprSCnEIGGuydFaqf6u7Xx0MrWEaL29R/77zExGTHVPU/4WOyga8Hj LQqhKPMlBkhAft4Fkl4r0cxO3OjtPFIyfk9kgYvzb7YE8/cb8laRYdxyOwWQqgjNI2iE NfG8Kr9uVdtLud5dIY+wsQHq8l1i8AGflC9MPdEyF5nWGIJQZGuEJn/bq66wQ0Ci7x0x 5c8g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :arc-authentication-results; bh=g3c9SrGfU4lO3TsO8J5b4fBI8cpQMetM05V5G92e9RU=; b=mgXJuWVJ0eL3ZCzjd8DmG52lWC/o6PWUFwgtr+Xh8L0/lZvQmRVTEBM4F8WUdxSvBb odtDTKdRJxAMTICe+MKl/aULHCgR52aY1d/G1J6eyRcs9XDzROZ3M2Mij6GaWAmqDRoL xK6mH0/2Jryhog/DFrMSM042E1b+PL0m3ViUw3/w24MfSXVsXCHP/cke2HVjgF/HPqoL Jsmyo+KLsdJoDfcFbVP8fRLL6imYBAyMXhD7TSk6MFnBSxQpTYAmBZjMocTd74SM84UT LcZZWOudJQIL7BtuKzNv5F7b05xA0pPBVFN7drGSG8gItGAJyBht/8yheXuvt1pL0aip HaIg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 33si6402125pla.994.2017.07.25.00.41.09; Tue, 25 Jul 2017 00:41:09 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1750950AbdGYHlH (ORCPT + 7 others); Tue, 25 Jul 2017 03:41:07 -0400 Received: from mail.free-electrons.com ([62.4.15.54]:42267 "EHLO mail.free-electrons.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750848AbdGYHlF (ORCPT ); Tue, 25 Jul 2017 03:41:05 -0400 Received: by mail.free-electrons.com (Postfix, from userid 110) id 4461321E80; Tue, 25 Jul 2017 09:41:02 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on mail.free-electrons.com X-Spam-Level: X-Spam-Status: No, score=-1.0 required=5.0 tests=ALL_TRUSTED,SHORTCIRCUIT shortcircuit=ham autolearn=disabled version=3.4.0 Received: from localhost.localdomain (LStLambert-657-1-97-87.w90-63.abo.wanadoo.fr [90.63.216.87]) by mail.free-electrons.com (Postfix) with ESMTPSA id CAEA3208E0; Tue, 25 Jul 2017 09:40:51 +0200 (CEST) From: Quentin Schulz To: mturquette@baylibre.com, sboyd@codeaurora.org, robh+dt@kernel.org, mark.rutland@arm.com, lgirdwood@gmail.com, broonie@kernel.org, nicolas.ferre@microchip.com, alexandre.belloni@free-electrons.com, linux@armlinux.org.uk, boris.brezillon@free-electrons.com, perex@perex.cz, tiwai@suse.com Cc: cyrille.pitchen@wedev4u.fr, thomas.petazzoni@free-electrons.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, alsa-devel@alsa-project.org, linux-arm-kernel@lists.infradead.org, Quentin Schulz Subject: [PATCH v4 0/9] add support for Sama5d2 audio PLLs and enable ClassD Date: Tue, 25 Jul 2017 09:37:01 +0200 Message-Id: X-Mailer: git-send-email 2.11.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This patch series adds support for the audio PLLs and enables ClassD that can be found in ATMEL Sama5d2 SoC. There are two audio PLLs (PMC and PAD) that shares the same parent (FRAC). FRAC can output between 620 and 700MHz and only multiply the rate of its parent. The two audio PLLs then divide the FRAC rate to best match the asked rate. I basically took an old patch series posted by Nicolas on December, 6th 2016[1][2][3] and the comments Boris did on the first version[4] Nicolas sent on July, 15th 2015. I also fixed the function used to compute the divisors, removed useless spinlocks and added a range to the audio frac PLL to stay within vendor's supported range. Clocks that are children of gclk (generated-clk) are now able to propagate rate to the audio PLL clocks when needed. However, there are multiple children clocks that could technically change the rate of audio_pll (via gck). With the rate locking introduced in Jerome Brunet's patch series[5], the first consumer to enable the clock will be the one definitely setting the rate of the clock. Without the rate locking, the last consumer to set the rate will be able to mess with the rate. Since audio IPs are most likely to request the same rate, we enforce that the only clks able to modify gck rate are those of audio IPs. To remain consistent, we deny other clocks to be children of audio_pll. v4: - initialized the clk_init_data structure, - switched to of_clk_parent_fill instead of manually setting parent_names, - removed include of clkdev.h in favor of slab.h, - removed unnecessary second cast in operation, - used clamp instead of two conditions, - removed dependency on clock-output-names, the name is gotten from DT node, - merged all three drivers for audio PLLs (FRAC, PMC, PAD) into one, v3: - added a flag per generated clock to know which one is allowed to modify audio_pll rate, - set the flag in setup function depending on the compatible and the clock ID, v2: - split big patch containing dt-binding, pll drivers and classd modifications, - removed unused AUDIO_PLL_*FOUT* defines from clk-audio-pll-pmc, - added conditions for audio pll rate setting restriction for SSC and I2S, - renamed all mentions of ACLK to GCLK in classD driver, Thanks, Quentin [1] https://patchwork.kernel.org/patch/9462351/ [2] https://patchwork.kernel.org/patch/9462347/ [3] https://patchwork.kernel.org/patch/9462349/ [4] https://www.spinics.net/lists/arm-kernel/msg436120.html [5] http://www.spinics.net/lists/linux-clk/msg17927.html Cyrille Pitchen (2): ARM: dts: at91: sama5d2: add classd nodes ARM: dts: at91: sama5d2_xplained: add pin muxing and enable classd Quentin Schulz (7): clk: at91: clk-generated: remove useless divisor loop dt-bindings: clk: at91: add audio plls to the compatible list clk: at91: add audio pll clock drivers clk: at91: clk-generated: create function to find best_diff clk: at91: clk-generated: make gclk determine audio_pll rate ASoC: atmel-classd: remove aclk clock from DT binding ASoC: atmel-classd: remove aclk clock Documentation/devicetree/bindings/clock/at91-clock.txt | 10 +- Documentation/devicetree/bindings/sound/atmel-classd.txt | 9 +- arch/arm/boot/dts/at91-sama5d2_xplained.dts | 16 +- arch/arm/boot/dts/sama5d2.dtsi | 39 +- arch/arm/mach-at91/Kconfig | 4 +- drivers/clk/at91/Makefile | 1 +- drivers/clk/at91/clk-audio-pll.c | 531 ++++++++- drivers/clk/at91/clk-generated.c | 101 +- include/linux/clk/at91_pmc.h | 25 +- sound/soc/atmel/atmel-classd.c | 47 +- 10 files changed, 724 insertions(+), 59 deletions(-) create mode 100644 drivers/clk/at91/clk-audio-pll.c base-commit: 047a0f692a9354d730dad30f25e1ebd8437b32b1 -- git-series 0.9.1 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Acked-by: Nicolas Ferre