Message ID | cover.1584689229.git.saiprakash.ranjan@codeaurora.org |
---|---|
Headers | show
Return-Path: <SRS0=WWXW=5F=vger.kernel.org=devicetree-owner@kernel.org> X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-3.5 required=3.0 tests=DKIM_INVALID,DKIM_SIGNED, HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI, SPF_HELO_NONE, SPF_PASS, USER_AGENT_GIT autolearn=no autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 720FCC4332D for <linux-devicetree@archiver.kernel.org>; Fri, 20 Mar 2020 07:44:56 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 4220F20767 for <linux-devicetree@archiver.kernel.org>; Fri, 20 Mar 2020 07:44:56 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mg.codeaurora.org header.i=@mg.codeaurora.org header.b="LorpPoN4" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726448AbgCTHoz (ORCPT <rfc822;linux-devicetree@archiver.kernel.org>); Fri, 20 Mar 2020 03:44:55 -0400 Received: from mail27.static.mailgun.info ([104.130.122.27]:51121 "EHLO mail27.static.mailgun.info" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725817AbgCTHoz (ORCPT <rfc822;devicetree@vger.kernel.org>); Fri, 20 Mar 2020 03:44:55 -0400 DKIM-Signature: a=rsa-sha256; v=1; c=relaxed/relaxed; d=mg.codeaurora.org; q=dns/txt; s=smtp; t=1584690294; h=Content-Transfer-Encoding: MIME-Version: Message-Id: Date: Subject: Cc: To: From: Sender; bh=QwXPbKoKH6xzIv8s1ctZL0kXCPKC+6ncADVros5jJV0=; b=LorpPoN42oEbOT7jw9QEBBAkIJDubrvfkNfbq68jT//I6MSc7g78lZplh5Yp1cAGMiv65v3h 1jA3Z2JJqglph3THZtVswZoTMIslGIjF7UBofk3ZPVIJI5s1pwwmzHObg8Mn6aAyHr6Xh5Ye 5jja7shgzkpycJIGD2YUnJ9e8Qg= X-Mailgun-Sending-Ip: 104.130.122.27 X-Mailgun-Sid: WyI1YmJiNiIsICJkZXZpY2V0cmVlQHZnZXIua2VybmVsLm9yZyIsICJiZTllNGEiXQ== Received: from smtp.codeaurora.org (ec2-35-166-182-171.us-west-2.compute.amazonaws.com [35.166.182.171]) by mxa.mailgun.org with ESMTP id 5e747475.7f03fcfc09d0-smtp-out-n03; Fri, 20 Mar 2020 07:44:53 -0000 (UTC) Received: by smtp.codeaurora.org (Postfix, from userid 1001) id C6D93C432C2; Fri, 20 Mar 2020 07:44:52 +0000 (UTC) Received: from blr-ubuntu-311.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com [103.229.18.19]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: saiprakash.ranjan) by smtp.codeaurora.org (Postfix) with ESMTPSA id 4E480C433CB; Fri, 20 Mar 2020 07:44:48 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 4E480C433CB Authentication-Results: aws-us-west-2-caf-mail-1.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: aws-us-west-2-caf-mail-1.web.codeaurora.org; spf=none smtp.mailfrom=saiprakash.ranjan@codeaurora.org From: Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org> To: Mathieu Poirier <mathieu.poirier@linaro.org>, Suzuki K Poulose <suzuki.poulose@arm.com>, Bjorn Andersson <bjorn.andersson@linaro.org>, Leo Yan <leo.yan@linaro.org>, devicetree@vger.kernel.org, Rob Herring <robh+dt@kernel.org>, Andy Gross <agross@kernel.org>, David Brown <david.brown@linaro.org>, Mark Rutland <mark.rutland@arm.com> Cc: Stephen Boyd <swboyd@chromium.org>, Rajendra Nayak <rnayak@codeaurora.org>, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org> Subject: [PATCH 0/2] Add coresight support for QCOM SC7180 SoC Date: Fri, 20 Mar 2020 13:14:27 +0530 Message-Id: <cover.1584689229.git.saiprakash.ranjan@codeaurora.org> X-Mailer: git-send-email 2.22.0 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: <devicetree.vger.kernel.org> X-Mailing-List: devicetree@vger.kernel.org |
Series |
Add coresight support for QCOM SC7180 SoC
|
expand
|