| Message ID | 20231009084957.18536-1-jian.yang@mediatek.com |
|---|---|
| Headers | show
Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net [23.128.96.19]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DCD9917D1 for <devicetree@vger.kernel.org>; Mon, 9 Oct 2023 08:50:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="b6s5B6Zb" Received: from mailgw02.mediatek.com (unknown [210.61.82.184]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 35D62D6; Mon, 9 Oct 2023 01:50:14 -0700 (PDT) X-UUID: d896a2b2668011ee8051498923ad61e6-20231009 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:Content-Transfer-Encoding:MIME-Version:Message-ID:Date:Subject:CC:To:From; bh=bJZxl78ZqXmSUYxnyLRImXGHwI5TulrkBQ1P6QH/uDg=; b=b6s5B6Zb2AdXOnxJeuVJIytZB6T+pqRcpD2IR3aqMI8j+i3HGz2bkwjHzZMzOYiZS1xOLOs1pfX6kyHV3XExkZz/btRhf7384dAl1uszWCAwoq8tkOtlZhnPn9LUBuMKt7R4frBEeYP0X4A4kz3snbct+MtyTbLq5y5umQImQNg=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.1.32,REQID:bc4361a5-3adf-4edc-ad27-e392b3a6f04a,IP:0,U RL:0,TC:0,Content:0,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION: release,TS:0 X-CID-META: VersionHash:5f78ec9,CLOUDID:fdefebc3-1e57-4345-9d31-31ad9818b39f,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:102,TC:nil,Content:0,EDM:-3,IP:nil,U RL:0,File:nil,Bulk:nil,QS:nil,BEC:nil,COL:0,OSI:0,OSA:0,AV:0,LES:1,SPR:NO, DKR:0,DKP:0,BRR:0,BRE:0 X-CID-BVR: 0,NGT X-CID-BAS: 0,NGT,0,_ X-CID-FACTOR: TF_CID_SPAM_SNR X-UUID: d896a2b2668011ee8051498923ad61e6-20231009 Received: from mtkmbs11n1.mediatek.inc [(172.21.101.185)] by mailgw02.mediatek.com (envelope-from <jian.yang@mediatek.com>) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 1424527330; Mon, 09 Oct 2023 16:50:07 +0800 Received: from mtkmbs13n1.mediatek.inc (172.21.101.193) by mtkmbs13n2.mediatek.inc (172.21.101.108) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.26; Mon, 9 Oct 2023 16:50:05 +0800 Received: from mhfsdcap04.gcn.mediatek.inc (10.17.3.154) by mtkmbs13n1.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.1118.26 via Frontend Transport; Mon, 9 Oct 2023 16:50:04 +0800 From: Jian Yang <jian.yang@mediatek.com> To: Bjorn Helgaas <bhelgaas@google.com>, Lorenzo Pieralisi <lpieralisi@kernel.org>, =?utf-8?q?Krzysztof_Wilczy=C5=84?= =?utf-8?q?ski?= <kw@linux.com>, Matthias Brugger <matthias.bgg@gmail.com>, Jianjun Wang <jianjun.wang@mediatek.com>, Rob Herring <robh@kernel.org> CC: <linux-pci@vger.kernel.org>, <linux-mediatek@lists.infradead.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <Project_Global_Chrome_Upstream_Group@mediatek.com>, <Chuanjia.Liu@mediatek.com>, <Jieyy.Yang@mediatek.com>, <Qizhong.Cheng@mediatek.com>, Jian Yang <jian.yang@mediatek.com> Subject: [PATCH v3 0/2] PCI: mediatek-gen3: Support controlling power supplies Date: Mon, 9 Oct 2023 16:49:55 +0800 Message-ID: <20231009084957.18536-1-jian.yang@mediatek.com> X-Mailer: git-send-email 2.25.1 Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: <devicetree.vger.kernel.org> List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Spam-Status: No, score=-1.3 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_BLOCKED, RCVD_IN_MSPIKE_H4,RCVD_IN_MSPIKE_WL,RDNS_NONE,SPF_HELO_PASS, T_SPF_TEMPERROR,UNPARSEABLE_RELAY autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net |
| Series |
PCI: mediatek-gen3: Support controlling power supplies
|
expand
|
These series patches is based on linux-next, tag: next-20231009. Add support for controlling power supplies and reset GPIO of a downstream component in Mediatek's PCIe GEN3 controller driver. Changes in v3: 1. Modify description of power supply properties in DT binding. 2. Remove unused header files. 3. Use 'device_wakeup_path' to determine whether the downstream component needs to skip the reset process in system suspend scenarios. jian.yang (2): dt-bindings: PCI: mediatek-gen3: Add support for controlling power and reset PCI: mediatek-gen3: Add power and reset control feature for downstream component .../bindings/pci/mediatek-pcie-gen3.yaml | 30 ++++++ drivers/pci/controller/pcie-mediatek-gen3.c | 93 ++++++++++++++++++- 2 files changed, 122 insertions(+), 1 deletion(-)