From patchwork Mon Mar 8 05:07:19 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kishon Vijay Abraham I X-Patchwork-Id: 395328 Delivered-To: patch@linaro.org Received: by 2002:a02:8562:0:0:0:0:0 with SMTP id g89csp1421846jai; Sun, 7 Mar 2021 21:08:50 -0800 (PST) X-Google-Smtp-Source: ABdhPJzf0Ggtcrl0wP/TJTj6s9JIWWsR7rYvMJKNKrWvF3dFD7bxEVJDijMp6KdwU0s2mNoe6UiB X-Received: by 2002:a17:907:3ea0:: with SMTP id hs32mr13218069ejc.411.1615180130275; Sun, 07 Mar 2021 21:08:50 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1615180130; cv=none; d=google.com; s=arc-20160816; b=talqwu6CKR8BFWrYxi2JfUKJNuokV3UvSRCnxLv0bj9Rk/tJPIALpvM6Fwc3/iHO4m Mqkdbvt/6ufWc6mMsqIZxOl4yruwKrT0N4qBIORRr9JlahMQWYJyVD7hg6zsnfXW86wz g+76P1+5NRHI4Vx+warLKyTC8PNMnSoEAtgdj0rHhwc/LQcjMTi65s3IK3Rrj1r3dPY+ kY8WG1o2oISFLXdDZf3CRXUjHEbAkMdtRjijGanler8a8iY1iksGxEEayHR2CnS2vw6t r8ESSuIDSdbNf681fb32ltcNpJ4BdC4b3IHScRR5+NE1cFHM0kAn5PI7gHx73tcqr2az YdGQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from :dkim-signature; bh=uuk+mKOKfDMcU+03sdLfRzXV3zhietHxp0dvwIGRgYo=; b=ZF2VNPBgiThULMSBMwiNdYprZL6gS646xb6iynvSAdjL9YkrvXfsEbDMRjksdfN4xN zCedBAEm9+RNEitZJ/kTSimJTC/tMyF6kqWRWaLTxbSThUgaoy/MFNM3iXUuiLi8soao I8kJRZU7mt+44RdLXBV3lxrTFPz24hZ4USYXgq8r19kdtGQQCJyH3NVa86cDcnxtAQHX qxZpyBQick0Mkmg24rcFE2DibCHDGH8dg1GS1gJFNjXGoCBchKyKn7zejUuZ3df5Z0wv ldAnip2m+3kDMtnLK3laJJiNozPOtC4gtSJDvPJULaLhG/gHfsRcmPFGHEbdIaBOSQFM bfNA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=mpnGOMHn; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id w26si6504740ejn.699.2021.03.07.21.08.49; Sun, 07 Mar 2021 21:08:50 -0800 (PST) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=mpnGOMHn; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232499AbhCHFIP (ORCPT + 6 others); Mon, 8 Mar 2021 00:08:15 -0500 Received: from fllv0016.ext.ti.com ([198.47.19.142]:37988 "EHLO fllv0016.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229655AbhCHFHr (ORCPT ); Mon, 8 Mar 2021 00:07:47 -0500 Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 12857f0E023545; Sun, 7 Mar 2021 23:07:41 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1615180061; bh=uuk+mKOKfDMcU+03sdLfRzXV3zhietHxp0dvwIGRgYo=; h=From:To:CC:Subject:Date; b=mpnGOMHnAxVIfmCvBMR3ZlmB450rhngguL7JDR3eE9EuYNlMdqd4+EP8nzSVbLVTh DX1PxKgUnZFCFpmyF4+QXTx3SSZq5l/wpwCnDIbXx5pPZpbwfvO2qs6mDtKInRxlrp hH/oCPBm2DTFjED1shQAovJHIYO+CESg9znrbp0c= Received: from DFLE107.ent.ti.com (dfle107.ent.ti.com [10.64.6.28]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 12857fGm039365 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Sun, 7 Mar 2021 23:07:41 -0600 Received: from DFLE104.ent.ti.com (10.64.6.25) by DFLE107.ent.ti.com (10.64.6.28) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Sun, 7 Mar 2021 23:07:40 -0600 Received: from lelv0327.itg.ti.com (10.180.67.183) by DFLE104.ent.ti.com (10.64.6.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via Frontend Transport; Sun, 7 Mar 2021 23:07:40 -0600 Received: from a0393678-ssd.dhcp.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 12857aKw086547; Sun, 7 Mar 2021 23:07:37 -0600 From: Kishon Vijay Abraham I To: Kishon Vijay Abraham I , Vinod Koul , Rob Herring , Philipp Zabel , Swapnil Jakhade CC: , , Lokesh Vutla Subject: [PATCH v5 00/13] PHY: Add support in Sierra to use external clock Date: Mon, 8 Mar 2021 10:37:19 +0530 Message-ID: <20210308050732.7140-1-kishon@ti.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Patch series adds support in Sierra driver to use external clock. v1 of the patch series can be found @ [1] v2 of the patch series can be found @ [2] v3 of the patch series can be found @ [3] v5 of the patch series can be found @ [5] Changes from v4: 1) Fixed couple of error handling cases 2) Added reviewed by from Philipp Zabel 3) Fixed couple of patch commit subjects to be uniform with other patches. Changes from v3: 1) Instead of adding separate subnodes for each clock, just add #clock-cells in Sierra SERDES nodes and model the clocks. This is in alignment with Rob's comment for a different series [4] 2) Removed device tree changes from the series. Changes from v2: 1) Add depends on COMMON_CLK in Sierra 2) Add modelling PLL_CMNLC and PLL_CMNLC1 as clocks into a separate patch 3) Disable clocks in Sierra driver remove Changes from v1: 1) Remove the part that prevents configuration if the SERDES is already configured and focus only on using external clock and the associated cleanups 2) Change patch ordering 3) Use exclusive reset control APIs 4) Fix error handling code 5) Include DT patches in this series (I can send this separately to DT MAINTAINER once the driver patches are merged) [1] -> http://lore.kernel.org/r/20201103035556.21260-1-kishon@ti.com [2] -> http://lore.kernel.org/r/20201222070520.28132-1-kishon@ti.com [3] -> http://lore.kernel.org/r/20201224111627.32590-1-kishon@ti.com [4] -> http://lore.kernel.org/r/20210108025943.GA1790601@robh.at.kernel.org [5] -> https://lore.kernel.org/r/20210304044122.15166-1-kishon@ti.com Kishon Vijay Abraham I (13): phy: cadence: Sierra: Fix PHY power_on sequence phy: ti: j721e-wiz: Invoke wiz_init() before of_platform_device_create() phy: cadence: cadence-sierra: Create PHY only for "phy" or "link" sub-nodes phy: ti: j721e-wiz: Get PHY properties only for "phy" or "link" subnode phy: cadence: cadence-sierra: Move all clk_get_*() to a separate function phy: cadence: cadence-sierra: Move all reset_control_get*() to a separate function phy: cadence: cadence-sierra: Explicitly request exclusive reset control phy: cadence-torrent: Use a common header file for Cadence SERDES phy: cadence: cadence-sierra: Add array of input clocks in "struct cdns_sierra_phy" phy: cadence: cadence-sierra: Add missing clk_disable_unprepare() in .remove callback dt-bindings: phy: phy-cadence-sierra: Add binding to model Sierra as clock provider phy: cadence: phy-cadence-sierra: Model PLL_CMNLC and PLL_CMNLC1 as clocks (mux clocks) phy: cadence: sierra: Enable pll_cmnlc and pll_cmnlc1 clocks .../bindings/phy/phy-cadence-sierra.yaml | 17 +- drivers/phy/cadence/Kconfig | 1 + drivers/phy/cadence/phy-cadence-sierra.c | 419 ++++++++++++++++-- drivers/phy/cadence/phy-cadence-torrent.c | 2 +- drivers/phy/ti/phy-j721e-wiz.c | 21 +- include/dt-bindings/phy/phy-cadence-torrent.h | 15 - include/dt-bindings/phy/phy-cadence.h | 20 + 7 files changed, 428 insertions(+), 67 deletions(-) delete mode 100644 include/dt-bindings/phy/phy-cadence-torrent.h create mode 100644 include/dt-bindings/phy/phy-cadence.h -- 2.17.1