From patchwork Mon Feb 22 11:23:05 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kishon Vijay Abraham I X-Patchwork-Id: 385755 Delivered-To: patch@linaro.org Received: by 2002:a02:290e:0:0:0:0:0 with SMTP id p14csp1184295jap; Mon, 22 Feb 2021 03:25:41 -0800 (PST) X-Google-Smtp-Source: ABdhPJzxh/Gh7TKNHSZ3U1PYcS84jgnHTn3uLGAzN8PhlK4vdX8xNSf9L+/RFF8Tswr2j1DZ+d6L X-Received: by 2002:a17:907:7252:: with SMTP id ds18mr20783539ejc.239.1613993140998; Mon, 22 Feb 2021 03:25:40 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1613993140; cv=none; d=google.com; s=arc-20160816; b=iOx7qQ8jNPvHLPzPY1EPJOQbvZ1PAzFpNtf+OTiQt+JvA7osY8dSFPWWVCus+P+FK8 TW26ou0iXdzDR3akPI+l6yrGCu0LDhZRcHQjX8d1I0Htjk5NhUQOM5RDA+ne6lOKXAAw jrrHUmiHhl9Kur0GG0RRTeNShCniHoOw1qJU1GNZSHe/IBtKTG/C67QF5iQOnNahGkk5 e5XZ/Vo8+Cs3vtdQOAmuOO4g38/DQp23Ce9VrhgPZP89C+GS79uLZzgN8urKW6oF6ppc gFIZvc/YPlotl+nwbwBk8l0VoSdpcQkftCW9pMOaNDoKgJq/27GacDT4gr7B7lrCASKT FUqw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from :dkim-signature; bh=eg79OgHeosFuQo7HrdUnztwwOwIbN8h6QbcvgDDBaog=; b=bEQrdx2DXAE4sOVqcqpT3VdqEj4M7Ui8c67fYQ4mXjT8x9fbUm/GClcau0dl4jxDex BXCymaBl6SMFYd1b3y4bIT7SHdsU2Yu2Zn4g2BZDDHRT5L5aCfvbg6FL05/G25Zs8pGQ iNBILDYIUiMbzfgv0PhBQpEBpvkhC0+AFXg8J6jyCnArJDSMT+Pd6fRcLYmm2hFU+xI3 RQnMVgwMunMNYVtXQu/b+hPnqGRO60ExaQG4BAXazF9MeLqoNqVC7Mq4OWNiaGcEm4id gtGgkH8nByDuC7J1oqgnceC1qXuBcBZf6j81J4fQaUbikctZIBQAsz6oXkAMbcI6Slcc HrDA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=TlTrBh27; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id t16si11433091ejj.217.2021.02.22.03.25.40; Mon, 22 Feb 2021 03:25:40 -0800 (PST) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=TlTrBh27; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230427AbhBVLYx (ORCPT + 6 others); Mon, 22 Feb 2021 06:24:53 -0500 Received: from fllv0015.ext.ti.com ([198.47.19.141]:59002 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230401AbhBVLYs (ORCPT ); Mon, 22 Feb 2021 06:24:48 -0500 Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 11MBNYSZ035075; Mon, 22 Feb 2021 05:23:34 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1613993014; bh=eg79OgHeosFuQo7HrdUnztwwOwIbN8h6QbcvgDDBaog=; h=From:To:CC:Subject:Date; b=TlTrBh27TnlfrSKw1KlO+niUHt+WdvU/HT5UKK86VoD2qqhFarC2uHxuQtRdTu2iw MGPMPti7LUYM1HyBmqNNBv31/xzRWKPvgA+Y5/4q/6pMjleaLDFZex84znOlqfjhxC Tu2Y1dMvYZn5W9ztl4cCZ2IH6C9zmBbOUrXDgcsE= Received: from DFLE100.ent.ti.com (dfle100.ent.ti.com [10.64.6.21]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 11MBNYms038366 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 22 Feb 2021 05:23:34 -0600 Received: from DFLE112.ent.ti.com (10.64.6.33) by DFLE100.ent.ti.com (10.64.6.21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Mon, 22 Feb 2021 05:23:33 -0600 Received: from fllv0040.itg.ti.com (10.64.41.20) by DFLE112.ent.ti.com (10.64.6.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via Frontend Transport; Mon, 22 Feb 2021 05:23:33 -0600 Received: from a0393678-ssd.dhcp.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 11MBNFDZ088010; Mon, 22 Feb 2021 05:23:17 -0600 From: Kishon Vijay Abraham I To: Kishon Vijay Abraham I , Vinod Koul , Rob Herring , Peter Rosin , Swapnil Jakhade CC: , , Subject: [PATCH v2 0/9] AM64: Add SERDES bindings and driver support Date: Mon, 22 Feb 2021 16:53:05 +0530 Message-ID: <20210222112314.10772-1-kishon@ti.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org AM64 uses the same SERDES as in J7200, however AM642 EVM doesn't have a clock generator (unlike J7200 base board). Here the clock from the SERDES has to be routed to the PCIE connector. This series adds support to drive reference clock output from SERDES and also adds SERDES (torrent) and SERDES wrapper (WIZ) bindings. v1 of the patch series can be found @ [1] Changes from v1: *) Model the internal clocks without device tree input (Add #clock-cells to SERDES DT nodes for getting a reference to the clock using index to phandle). This is in accordance with comment given by Rob [2]. However the existing method to model clocks from device tree is not removed to support upstreamed device tree. *) Included a patch to fix modifying static data by instance specific initializations. *) Added a fix to delete "clk_div_sel" clk provider during cleanup [1] -> https://lore.kernel.org/r/20201224114250.1083-1-kishon@ti.com [2] -> http://lore.kernel.org/r/20210108025943.GA1790601@robh.at.kernel.org Kishon Vijay Abraham I (9): dt-bindings: phy: ti,phy-j721e-wiz: Add bindings for AM64 SERDES Wrapper dt-bindings: phy: cadence-torrent: Add binding for refclk driver dt-bindings: ti-serdes-mux: Add defines for AM64 SoC phy: ti: j721e-wiz: Remove "regmap_field" from wiz_clk_{mux|div}_sel phy: ti: j721e-wiz: Delete "clk_div_sel" clk provider during cleanup phy: ti: j721e-wiz: Configure full rate divider for AM64 phy: ti: j721e-wiz: Model the internal clocks without device tree input phy: ti: j721e-wiz: Enable reference clock output in cmn_refclk_

phy: cadence-torrent: Add support to drive refclk out .../bindings/phy/phy-cadence-torrent.yaml | 20 +- .../bindings/phy/ti,phy-j721e-wiz.yaml | 10 +- drivers/phy/cadence/phy-cadence-torrent.c | 202 +++++++++- drivers/phy/ti/phy-j721e-wiz.c | 349 +++++++++++++++--- include/dt-bindings/mux/ti-serdes.h | 5 + include/dt-bindings/phy/phy-cadence-torrent.h | 2 + include/dt-bindings/phy/phy-ti.h | 21 ++ 7 files changed, 553 insertions(+), 56 deletions(-) create mode 100644 include/dt-bindings/phy/phy-ti.h -- 2.17.1