From patchwork Wed Jan 13 18:38:08 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: AngeloGioacchino Del Regno X-Patchwork-Id: 362298 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-11.8 required=3.0 tests=BAYES_00, HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_PATCH, MAILING_LIST_MULTI, SPF_HELO_NONE, SPF_PASS, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 69D79C433E6 for ; Wed, 13 Jan 2021 18:39:14 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 1DC1020780 for ; Wed, 13 Jan 2021 18:39:14 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728384AbhAMSjB (ORCPT ); Wed, 13 Jan 2021 13:39:01 -0500 Received: from relay01.th.seeweb.it ([5.144.164.162]:45935 "EHLO relay01.th.seeweb.it" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728362AbhAMSjB (ORCPT ); Wed, 13 Jan 2021 13:39:01 -0500 Received: from IcarusMOD.eternityproject.eu (unknown [2.237.20.237]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by m-r1.th.seeweb.it (Postfix) with ESMTPSA id 3368620072; Wed, 13 Jan 2021 19:38:19 +0100 (CET) From: AngeloGioacchino Del Regno To: agross@kernel.org Cc: bjorn.andersson@linaro.org, mturquette@baylibre.com, robh+dt@kernel.org, linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, phone-devel@vger.kernel.org, konrad.dybcio@somainline.org, marijn.suijten@somainline.org, martin.botka@somainline.org, AngeloGioacchino Del Regno Subject: [PATCH v2 0/9] SDM630/660 GCC/MMCC/GPUCC clock controllers Date: Wed, 13 Jan 2021 19:38:08 +0100 Message-Id: <20210113183817.447866-1-angelogioacchino.delregno@somainline.org> X-Mailer: git-send-email 2.29.2 MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This patch series brings up the MultiMedia Clock Controller (MMCC) and the GPU Clock Controller (GPUCC), plus includes some fixes for the SDM660 GCC, which are necessary for correct functionality of the clocks from the two new drivers, without causing lockups. There is also a change in the RCG2 GFX3D, which generalizes the gfx3d pingpong handling functions, in order to be able to reuse them for more than just one specific SoC (MSM8996), bringing no functional changes to the aforementioned SoC, which got a MMCC driver gfx3d clock fix for the generalization... obviously. This patch series has been tested against the following devices: - Sony Xperia XA2 Ultra (SDM630 Nile Discovery) - Sony Xperia 10 (SDM630 Ganges Kirin) - Sony Xperia 10 Plus (SDM636 Ganges Mermaid) AngeloGioacchino Del Regno (8): clk: qcom: gcc-sdm660: Mark MMSS NoC CFG AHB clock as critical clk: qcom: gcc-sdm660: Mark GPU CFG AHB clock as critical dt-bindings: clock: Add support for the SDM630 and SDM660 mmcc clk: qcom: rcg2: Stop hardcoding gfx3d pingpong parent numbers clk: qcom: mmcc-msm8996: Migrate gfx3d clock to clk_rcg2_gfx3d clk: qcom: gdsc: Implement NO_RET_PERIPH flag clk: qcom: Add SDM660 GPU Clock Controller (GPUCC) driver dt-bindings: clock: Add QCOM SDM630 and SDM660 graphics clock bindings Martin Botka (1): clk: qcom: Add SDM660 Multimedia Clock Controller (MMCC) driver .../bindings/clock/qcom,gpucc-sdm660.yaml | 76 + .../devicetree/bindings/clock/qcom,mmcc.yaml | 2 + drivers/clk/qcom/Kconfig | 18 + drivers/clk/qcom/Makefile | 2 + drivers/clk/qcom/clk-rcg.h | 9 + drivers/clk/qcom/clk-rcg2.c | 56 +- drivers/clk/qcom/gcc-sdm660.c | 7 + drivers/clk/qcom/gdsc.c | 10 +- drivers/clk/qcom/gdsc.h | 3 +- drivers/clk/qcom/gpucc-sdm660.c | 349 ++ drivers/clk/qcom/mmcc-msm8996.c | 29 +- drivers/clk/qcom/mmcc-sdm660.c | 2864 +++++++++++++++++ include/dt-bindings/clock/qcom,gpucc-sdm660.h | 28 + include/dt-bindings/clock/qcom,mmcc-sdm660.h | 162 + 14 files changed, 3581 insertions(+), 34 deletions(-) create mode 100644 Documentation/devicetree/bindings/clock/qcom,gpucc-sdm660.yaml create mode 100644 drivers/clk/qcom/gpucc-sdm660.c create mode 100644 drivers/clk/qcom/mmcc-sdm660.c create mode 100644 include/dt-bindings/clock/qcom,gpucc-sdm660.h create mode 100644 include/dt-bindings/clock/qcom,mmcc-sdm660.h