From patchwork Mon Nov 30 13:10:38 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Daniel Palmer X-Patchwork-Id: 335327 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.8 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id C9E34C64E90 for ; Mon, 30 Nov 2020 13:11:55 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 60001206CB for ; Mon, 30 Nov 2020 13:11:55 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=0x0f.com header.i=@0x0f.com header.b="MpRgQ2+f" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1725902AbgK3NLo (ORCPT ); Mon, 30 Nov 2020 08:11:44 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35220 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726339AbgK3NLm (ORCPT ); Mon, 30 Nov 2020 08:11:42 -0500 Received: from mail-pf1-x443.google.com (mail-pf1-x443.google.com [IPv6:2607:f8b0:4864:20::443]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8C089C0613D3 for ; Mon, 30 Nov 2020 05:10:56 -0800 (PST) Received: by mail-pf1-x443.google.com with SMTP id w187so10372096pfd.5 for ; Mon, 30 Nov 2020 05:10:56 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=0x0f.com; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=sHH2kdpiYNn+PeggmJauwzHzIWGxq4fBcVT4N9CWxHo=; b=MpRgQ2+fkXZ76LHATFX/HDIGtsyrBBJtz6zARp+RdIe2hZWnRnLGBYfNEKaMVbrkx5 kipPixnGbdcv1hpvaP5FJ+qxqwIlVI7DJ3fc8AQCrt5c61ylWLhNs7B6viEV+LXNOm8C Xm7P3YnReMGSh28pjHNDh7JNNpmgGIEf3ZLuM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=sHH2kdpiYNn+PeggmJauwzHzIWGxq4fBcVT4N9CWxHo=; b=UQzYQwgOWrz4UT611IUYWbCkETQRUHOX1jSnUZEq8lM28qN7IvWBJ5xxiKbc6NtlKe vrgYVp9IEGEzCAajjbVOnnjJ2OIRp6wtuZJZxOC0BuJL3I4DkvA16N7BP8Z9YL3sGjji ZJoOkzgCcxrhE4TXMcH2TyJtIc4Jb8s2fzoBj8azW3qxVuncPvEQlQSvwCt8FkqOU6XA 9yfrzr7ZC+vxzBRI6O+iWS4NtwSeDzoGF9nTPq+GjlUBl+9GilhbkpN2gtQRLE8gQ7yC BSmBbe4esnbjssyArHWL+rTNHXChahleP6q0ChZm9t2AUdS0LpZjDK+J6ZETqPVeHCve 41LQ== X-Gm-Message-State: AOAM533HhddMQC0Btiy3euLQhh145I8YdENWSO+A2GBX2LqXgiHyFpTw as44fCokLMKeJ9/Lg5nkI+DPdn5COgo7TQ== X-Google-Smtp-Source: ABdhPJx2CmkchKSNLPGOZTacgBlZeZkcK0FqHkx9y/dait7SKaDaCgySlLSZebHws9QVK1fyj8gsgg== X-Received: by 2002:aa7:9341:0:b029:18b:b43:6c7 with SMTP id 1-20020aa793410000b029018b0b4306c7mr18067068pfn.7.1606741855209; Mon, 30 Nov 2020 05:10:55 -0800 (PST) Received: from shiro.work (p1268123-ipngn200803sizuokaden.shizuoka.ocn.ne.jp. [118.13.124.123]) by smtp.googlemail.com with ESMTPSA id a4sm41757578pjq.0.2020.11.30.05.10.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 30 Nov 2020 05:10:54 -0800 (PST) From: Daniel Palmer To: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: linux-kernel@vger.kernel.org, arnd@arndb.de, robh@kernel.org, w@1wt.eu, daniel@0x0f.com Subject: [PATCH 0/9] ARM: mstar: Add basic support for i2m and SMP Date: Mon, 30 Nov 2020 22:10:38 +0900 Message-Id: <20201130131047.2648960-1-daniel@0x0f.com> X-Mailer: git-send-email 2.29.2 MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This series adds basic support for the infinity2m series of chips. For now the SigmaStar SSD202D which is a dual Cortex A7 in a QFN128 package. These chips share most of the same hardware with the currently supported infinity, infinity3 and mercury5 chips. Daniel Palmer (9): dt-bindings: mstar: Add binding details for mstar,smpctrl dt-bindings: vendor-prefixes: Add honestar vendor prefix dt-bindings: mstar: Add Honestar SSD201_HT_V2 to mstar boards ARM: mstar: Add infinity2m support ARM: mstar: Add common dtsi for SSD201/SSD202D ARM: mstar: Add chip level dtsi for SSD202D ARM: mstar: Add dts for Honestar ssd201htv2 ARM: mstar: Add smp ctrl registers to infinity2m dtsi ARM: mstar: SMP support .../bindings/arm/mstar/mstar,smpctrl.yaml | 38 ++++++++++++++ .../devicetree/bindings/arm/mstar/mstar.yaml | 6 +++ .../devicetree/bindings/vendor-prefixes.yaml | 2 + arch/arm/boot/dts/Makefile | 1 + .../mstar-infinity2m-ssd202d-ssd201htv2.dts | 25 +++++++++ .../boot/dts/mstar-infinity2m-ssd202d.dtsi | 14 +++++ .../boot/dts/mstar-infinity2m-ssd20xd.dtsi | 7 +++ arch/arm/boot/dts/mstar-infinity2m.dtsi | 23 +++++++++ arch/arm/boot/dts/mstar-v7.dtsi | 2 +- arch/arm/mach-mstar/mstarv7.c | 51 +++++++++++++++++++ 10 files changed, 168 insertions(+), 1 deletion(-) create mode 100644 Documentation/devicetree/bindings/arm/mstar/mstar,smpctrl.yaml create mode 100644 arch/arm/boot/dts/mstar-infinity2m-ssd202d-ssd201htv2.dts create mode 100644 arch/arm/boot/dts/mstar-infinity2m-ssd202d.dtsi create mode 100644 arch/arm/boot/dts/mstar-infinity2m-ssd20xd.dtsi create mode 100644 arch/arm/boot/dts/mstar-infinity2m.dtsi