From patchwork Thu Nov 12 12:55:12 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jean-Philippe Brucker X-Patchwork-Id: 324180 Delivered-To: patch@linaro.org Received: by 2002:a05:6e02:5ce:0:0:0:0 with SMTP id l14csp313182ils; Thu, 12 Nov 2020 05:03:19 -0800 (PST) X-Google-Smtp-Source: ABdhPJyyWPAoNS8JJ+F9+Y+cLt2k3XGC4ZcCVpJGpNpWh3ZnQdCsL6jQS6JSVo2Zx76I2rshqCkg X-Received: by 2002:a50:da4b:: with SMTP id a11mr2100515edk.109.1605186199173; Thu, 12 Nov 2020 05:03:19 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1605186199; cv=none; d=google.com; s=arc-20160816; b=UpnG6c+vV4UoJ0P+PMxLilIpyJvx+eaH4NCI0Q/3m/whh5FaYwp/gkm1nwee1ZzLKj EACsIzcd8AYYQkRpGAO9esOYzrlNbQA/zHhRZDThh8NCs4LsFLkH7uJCZFQhnBXPFI4i Pbss+z7iKw/tFoBkkak+QmJVZgn/dpWcp6Q5TKy59X/keZ4uBSu2I3otcE22N0+G02t4 32767HnU4U5iA73XflHgskDSOTMvQWvdsSxYKDOGz8+vx95ht0D1m9KV7QCeWXjvbdQi I2POrsPmhscP0Qu/7YqWZwYJuRjdOgGjUadkAnBdDdNXVVLDyRZlXtrSWTWYthayCbq1 fcYw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=XoAG1pru+t0E0RGbZFAgVVNe78IlOrfO4ZdEb2/m39k=; b=vxpnd3g2Ey1nbWQQ6+HSnCTroWbDfqQnn2Ma62V535azNv6n5cviNTT+DSkhi3Vn4S T5ZdMvNvSVWL+37EM8vpyK+/TBwcoIfPMifseWN6gkbKtqaK8bK1DUhsjm11XudDL0tf LN7gS10472+dZwXKoVm5So+uza/CCy2LK9XcrUSEApfPM4OMosqoQY2YQbk2CPUCIG6C jK4dxJf+Ch0/rzjwGlcw6vKc6JuSdVQMIaxJTY31jPjYw1DCXV1YdkadU5c2k3/tvk1I +k4OQwVgXbGlauFOZSwBqclzd3yMmdsXuLTWQkBYyWLWhi0KpPpKftEuuLzdsvXrj0XE WiFQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=UphNYMQS; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id u20si3713663edr.287.2020.11.12.05.03.18; Thu, 12 Nov 2020 05:03:19 -0800 (PST) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=UphNYMQS; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728207AbgKLNDQ (ORCPT + 6 others); Thu, 12 Nov 2020 08:03:16 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45692 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727819AbgKLNDP (ORCPT ); Thu, 12 Nov 2020 08:03:15 -0500 Received: from mail-wr1-x441.google.com (mail-wr1-x441.google.com [IPv6:2a00:1450:4864:20::441]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 53EF1C0613D1 for ; Thu, 12 Nov 2020 05:03:15 -0800 (PST) Received: by mail-wr1-x441.google.com with SMTP id r17so5945631wrw.1 for ; Thu, 12 Nov 2020 05:03:15 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=XoAG1pru+t0E0RGbZFAgVVNe78IlOrfO4ZdEb2/m39k=; b=UphNYMQS/LN28Yxb1McSQM05xn0X1V0x7rJ0PnNKfQvzO7zSoSBhZ9CLBwJKzAgh16 17BMyTB6gytjqNUMMUrH82FFJY2PEIruw0bKT5P4mlmuWOAislyFW6xOumTDMAcADDJ/ 3I+1KO/GAtkaunGBQ3cAe+TPQ8lRQuZK1Uk3iHPKADw+iRsHWUINdXk0j0p0aLmHWSQD Lar/biWGCcmxYMOxn5/aO0uFOlgWdelEDWUgUAG103fCjfzlpWK4j4svUJKEmpdBgdzE qnbdv6qFgKnizUAGgssYpzF9v1UwcuGMLi2IRXc/YY0k9b1cqi77VreSmTVMP/3andg7 tthQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=XoAG1pru+t0E0RGbZFAgVVNe78IlOrfO4ZdEb2/m39k=; b=KX6VAF/kRrRplRTWaVeRnhVlxk3NsnkZI58TjblUQJlilYbxYKVhfzblvdWwDcmxA+ KSerohNT0KNtqn5oXKSi983Cb15Wkgkr1jdqROPDfcFswGOrZYGuTC+5bTpiTZEgaMmX 6tUyS7ALtbNjzQjtoIgobp37HbQrr6bL3fRw9z5pvaMnKnvPaav3x4+PkEMzi8AJ42Ae hPJ3A9JsL5+acmI9OjBNMPb5Dsslog5tjTRkJOPNNPH4ZUtvDfctT1VyV8RwrvnGdX62 v48ySGmvZeepzKRBSjd7sdUVbt2S2ZBG6sSiBsXPekU+lzMnJIyduG1jaLUbOcmvdfMv JWaw== X-Gm-Message-State: AOAM531MJ5mvNM9qnK0dUei+nVMi67cU5bSc/n8ydst0suBeHWY1MY9K JT7HujzVlOag3CZx7AgpLr8i8w== X-Received: by 2002:adf:ce87:: with SMTP id r7mr4434152wrn.212.1605186194089; Thu, 12 Nov 2020 05:03:14 -0800 (PST) Received: from localhost.localdomain ([2001:1715:4e26:a7e0:116c:c27a:3e7f:5eaf]) by smtp.gmail.com with ESMTPSA id m22sm6877508wrb.97.2020.11.12.05.03.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 12 Nov 2020 05:03:13 -0800 (PST) From: Jean-Philippe Brucker To: joro@8bytes.org, will@kernel.org, lorenzo.pieralisi@arm.com, robh+dt@kernel.org Cc: guohanjun@huawei.com, sudeep.holla@arm.com, rjw@rjwysocki.net, lenb@kernel.org, robin.murphy@arm.com, bhelgaas@google.com, Jonathan.Cameron@huawei.com, eric.auger@redhat.com, iommu@lists.linux-foundation.org, devicetree@vger.kernel.org, linux-acpi@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-pci@vger.kernel.org, baolu.lu@linux.intel.com, zhangfei.gao@linaro.org, shameerali.kolothum.thodi@huawei.com, vivek.gautam@arm.com, Jean-Philippe Brucker Subject: [PATCH v8 0/9] iommu: I/O page faults for SMMUv3 Date: Thu, 12 Nov 2020 13:55:12 +0100 Message-Id: <20201112125519.3987595-1-jean-philippe@linaro.org> X-Mailer: git-send-email 2.29.1 MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add support for stall and PRI to the SMMUv3 driver, along with a common I/O Page Fault handler. These patches were last sent as part of v7 of the larger SVA series [1]. Main changes since v7: * Dropped CONFIG_IOMMU_PAGE_FAULT, reuse CONFIG_IOMMU_SVA_LIB instead. * Extracted devicetree support into patch 4. * Added patch 5 for ACPI support. * Dropped event queue flush on unbind(). Since device drivers must complete DMA transactions before calling unbind(), there cannot be any pending stalled event. * A few small fixes. The series depends on "iommu/sva: Add PASID helpers" [2], since it provides the function to search an mm_struct by PASID. Has anyone been testing the PRI patches on hardware? I still only have a software model to test them, so as much as I'd like to cross this off my list, we could leave out patches 7-9 for now. [1] https://lore.kernel.org/linux-iommu/20200519175502.2504091-1-jean-philippe@linaro.org/ [2] https://lore.kernel.org/linux-iommu/20201106155048.997886-1-jean-philippe@linaro.org/ Jean-Philippe Brucker (9): iommu: Add a page fault handler iommu/arm-smmu-v3: Maintain a SID->device structure dt-bindings: document stall property for IOMMU masters of/iommu: Support dma-can-stall property ACPI/IORT: Enable stall support for platform devices iommu/arm-smmu-v3: Add stall support for platform devices PCI/ATS: Add PRI stubs PCI/ATS: Export PRI functions iommu/arm-smmu-v3: Add support for PRI drivers/iommu/Makefile | 1 + .../devicetree/bindings/iommu/iommu.txt | 18 + drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.h | 69 +- drivers/iommu/iommu-sva-lib.h | 53 ++ include/linux/iommu.h | 4 + include/linux/pci-ats.h | 7 + drivers/acpi/arm64/iort.c | 1 + .../iommu/arm/arm-smmu-v3/arm-smmu-v3-sva.c | 52 +- drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c | 605 +++++++++++++++--- drivers/iommu/io-pgfault.c | 462 +++++++++++++ drivers/iommu/of_iommu.c | 5 +- drivers/pci/ats.c | 4 + 12 files changed, 1191 insertions(+), 90 deletions(-) create mode 100644 drivers/iommu/io-pgfault.c -- 2.29.1 Acked-by: Hanjun Guo Tested-by: Vivek Gautam