Message ID | 20200116151918.20987-1-benjamin.gaignard@st.com |
---|---|
Headers | show
Return-Path: <SRS0=HSwc=3F=vger.kernel.org=devicetree-owner@kernel.org> X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-3.9 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU, HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI, SPF_HELO_NONE, SPF_PASS, USER_AGENT_GIT autolearn=no autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 119A1C33CB1 for <linux-devicetree@archiver.kernel.org>; Thu, 16 Jan 2020 15:19:53 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id DC88120730 for <linux-devicetree@archiver.kernel.org>; Thu, 16 Jan 2020 15:19:52 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=st.com header.i=@st.com header.b="Q/Ed+H+c" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726951AbgAPPTw (ORCPT <rfc822;linux-devicetree@archiver.kernel.org>); Thu, 16 Jan 2020 10:19:52 -0500 Received: from mx08-00178001.pphosted.com ([91.207.212.93]:60814 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726189AbgAPPTv (ORCPT <rfc822;devicetree@vger.kernel.org>); Thu, 16 Jan 2020 10:19:51 -0500 Received: from pps.filterd (m0046661.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.16.0.42/8.16.0.42) with SMTP id 00GFJ5oQ006188; Thu, 16 Jan 2020 16:19:23 +0100 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=st.com; h=from : to : cc : subject : date : message-id : mime-version : content-type; s=STMicroelectronics; bh=tHouhTmPa+WOuN6Hi/JxajRoEjWvreOxg6hBYR89Brk=; b=Q/Ed+H+cnO7O0HtEkqe+gD4gWQnTcr5YsdNozgrPJpWPUx8O7hYrGtvHlefp1EXhh5AZ KA3FV+dpDQe3Pt8bfikDXmHDQNSmTRqjkWkxHL9b08p7cZh8+A5frqAbNeKElloZbKYV +vDwXKMj0x0NUFyuT3McWhyh6U+ekZZFpH2HsYu8trI+rnbScpPpyKOtSKLFPZKF80Ad hV5bYwikXTXB3exnLuvxbGy++U7jm56vUBDIRxSbtSki/aQmMy/bsmSTFiKMJqDdCOYt Gpx3D1xYv9KsIQekhwF1MOc+RPj2sBCYEcN+d6Qi7h/gexv/VXq2bHTSDo34UwSH71CB lQ== Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com with ESMTP id 2xf7jpsy4n-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 16 Jan 2020 16:19:23 +0100 Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id BDAD8100034; Thu, 16 Jan 2020 16:19:20 +0100 (CET) Received: from Webmail-eu.st.com (sfhdag3node3.st.com [10.75.127.9]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id A1F8E21BD3F; Thu, 16 Jan 2020 16:19:20 +0100 (CET) Received: from localhost (10.75.127.47) by SFHDAG3NODE3.st.com (10.75.127.9) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Thu, 16 Jan 2020 16:19:20 +0100 From: Benjamin Gaignard <benjamin.gaignard@st.com> To: <daniel.lezcano@linaro.org>, <tglx@linutronix.de>, <robh+dt@kernel.org>, <mark.rutland@arm.com>, <mcoquelin.stm32@gmail.com>, <alexandre.torgue@st.com>, <linux@armlinux.org.uk>, <p.paillet@st.com>, <linus.walleij@linaro.org> CC: <devicetree@vger.kernel.org>, <linux-stm32@st-md-mailman.stormreply.com>, <linux-arm-kernel@lists.infradead.org>, <fabrice.gasnier@st.com>, Benjamin Gaignard <benjamin.gaignard@st.com> Subject: [PATCH v2 0/2] clockevent: add low power STM32 timer Date: Thu, 16 Jan 2020 16:19:16 +0100 Message-ID: <20200116151918.20987-1-benjamin.gaignard@st.com> X-Mailer: git-send-email 2.15.0 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.75.127.47] X-ClientProxiedBy: SFHDAG3NODE1.st.com (10.75.127.7) To SFHDAG3NODE3.st.com (10.75.127.9) X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:6.0.138, 18.0.572 definitions=2020-01-16_04:2020-01-16,2020-01-16 signatures=0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: <devicetree.vger.kernel.org> X-Mailing-List: devicetree@vger.kernel.org |
Series |
clockevent: add low power STM32 timer
|
expand
|