From patchwork Wed Jul 31 22:41:43 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Suman Anna X-Patchwork-Id: 170272 Delivered-To: patch@linaro.org Received: by 2002:a92:512:0:0:0:0:0 with SMTP id q18csp4575881ile; Wed, 31 Jul 2019 15:43:05 -0700 (PDT) X-Google-Smtp-Source: APXvYqxb9wGprLc77eghNHKWULkCnAHoXMBn5gane69Trejm9VL21fcX658HUUQCeR3sOb4J+aya X-Received: by 2002:a17:902:654f:: with SMTP id d15mr115117405pln.253.1564612985448; Wed, 31 Jul 2019 15:43:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1564612985; cv=none; d=google.com; s=arc-20160816; b=B+oq61TKM4wG2DWAFwi2G8Ei9bPQHRc8aIpNPTABQFaErpubFrFFBXrEtIQx+f2AnO IIyT+A+Q+UFwQ99si3BcqX/KQKL+XNR9tVmn1617AGrcf3MBVfsq+EbNNUXuC7KovFcH STtkfPIFVCK8e1ErQ8ufXPkbf6y2Rl2XfUUKdtivumMuB9/19XeUFovUmcHOjjW/+K2h nYc0UZgH9GQgdfCC4sX+zhaBKelsNtlBr2TwuDmSiJxEpfTYlsPr7IIE89LT2h4VTWHh n/l7WEorDk+egzbUOtznzW5T8iCH1nTKCnpMsiJ8CZ4TagcoaF9P5wY4RQpeCDLekvg7 zMqg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=Lh/ko7kGLPGr6pxMk6bV2R0qPMr5v+BQRcarbEjRS6s=; b=NrxB7cAzZawHsgAs62+FjEB6iG4c8XYOm/XjVeEgJ0hUsuVs4P2RIIoJjZYDrWl1XY USN8Z7OXeBSdItWpdjs8HtbU1Hfqlln2HLKt8IOmCOw0UfGpPdfp+FNMA8odBmbhSdbd CkZDOonUcb39qqMiOJLYS6qDbzy7mgCR+zMO4cxFK22p+g/9cHn/+if73QUpxQCME0gG PYw0R9JueCIhr4xDPW8F6+dkNi1xOPcDNb/co5Gzc3GubI6wjNd9HuvEOwDTd7NwdTZF xxAM5pijFRcHZXwxQ29b2RdR/uuffqMl3e+NQCPr2ObemaP0soBKHD3NKyUi7zYKT1Pe U9nA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=ri8K6j7o; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t7si29709859plr.27.2019.07.31.15.43.05; Wed, 31 Jul 2019 15:43:05 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=ri8K6j7o; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728557AbfGaWnE (ORCPT + 8 others); Wed, 31 Jul 2019 18:43:04 -0400 Received: from fllv0015.ext.ti.com ([198.47.19.141]:59548 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726979AbfGaWnE (ORCPT ); Wed, 31 Jul 2019 18:43:04 -0400 Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id x6VMftEx086737; Wed, 31 Jul 2019 17:41:55 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1564612915; bh=Lh/ko7kGLPGr6pxMk6bV2R0qPMr5v+BQRcarbEjRS6s=; h=From:To:CC:Subject:Date; b=ri8K6j7onwwjk2U/rBCj5CEYgYaeZ32tjH2mc3aj07ophmw6D0hBwCIKU6ShSnFLq oGAxRhq+im3z8onHJagKtxNOcHMT7FAz69gRloTIsy+4u0y35OLhEjZ47um1p6KGk2 2Db6EkRB3gkq+FtF8wzvvfgij2vZOZsL/goND/rY= Received: from DFLE114.ent.ti.com (dfle114.ent.ti.com [10.64.6.35]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id x6VMftjb071206 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 31 Jul 2019 17:41:55 -0500 Received: from DFLE108.ent.ti.com (10.64.6.29) by DFLE114.ent.ti.com (10.64.6.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5; Wed, 31 Jul 2019 17:41:54 -0500 Received: from lelv0327.itg.ti.com (10.180.67.183) by DFLE108.ent.ti.com (10.64.6.29) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5 via Frontend Transport; Wed, 31 Jul 2019 17:41:55 -0500 Received: from legion.dal.design.ti.com (legion.dal.design.ti.com [128.247.22.53]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id x6VMfsuf127024; Wed, 31 Jul 2019 17:41:54 -0500 Received: from localhost (irmo.dhcp.ti.com [128.247.58.153]) by legion.dal.design.ti.com (8.11.7p1+Sun/8.11.7) with ESMTP id x6VMfsZ24928; Wed, 31 Jul 2019 17:41:54 -0500 (CDT) From: Suman Anna To: Marc Zyngier , Thomas Gleixner , Jason Cooper CC: Rob Herring , David Lechner , Tony Lindgren , "Andrew F. Davis" , Roger Quadros , Lokesh Vutla , Grygorii Strashko , Sekhar Nori , Murali Karicheri , , , , , Suman Anna Subject: [PATCH v2 0/6] Add TI PRUSS Local Interrupt Controller IRQChip driver Date: Wed, 31 Jul 2019 17:41:43 -0500 Message-ID: <20190731224149.11153-1-s-anna@ti.com> X-Mailer: git-send-email 2.22.0 MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Hi All, The following is a v2 version of the series [1] that adds an IRQChip driver for the local interrupt controller present within a Programmable Real-Time Unit and Industrial Communication Subsystem (PRU-ICSS) present on a number of TI SoCs including OMAP architecture based AM335x, AM437x, AM57xx SoCs, Keystone 2 architecture based 66AK2G SoCs, Davinci architecture based OMAP-L138/DA850 SoCs and the latest K3 architecture based AM65x and J721E SoCs. Please see the v1 cover-letter [1] for details about the features of this interrupt controller. More details can be found in any of the supported SoC TRMs. Eg: Chapter 30.1.6 of AM5728 TRM [2] Please see the individual patches for exact changes in each patch, following are the main changes from v1: - Dropped the pruss_intc_trigger() API and patch and replaced it with a new patch achieving the same through irq_set_irqchip_state() callback (patch 5) - Added cleanup logic on INTC mapping fails and reset the mapping registers during unmap (patch 4) - Minor revisions to the bindings, no new properties introduced (patch 1) regards Suman [1] https://patchwork.kernel.org/cover/11034561/ [2] http://www.ti.com/lit/pdf/spruhz6 Andrew F. Davis (1): irqchip/irq-pruss-intc: Add a PRUSS irqchip driver for PRUSS interrupts David Lechner (1): irqchip/irq-pruss-intc: Implement irq_{get,set}_irqchip_state ops Suman Anna (4): dt-bindings: irqchip: Add PRUSS interrupt controller bindings irqchip/irq-pruss-intc: Add support for shared and invalid interrupts irqchip/irq-pruss-intc: Add helper functions to configure internal mapping irqchip/irq-pruss-intc: Add support for ICSSG INTC on K3 SoCs .../interrupt-controller/ti,pruss-intc.txt | 98 +++ drivers/irqchip/Kconfig | 10 + drivers/irqchip/Makefile | 1 + drivers/irqchip/irq-pruss-intc.c | 764 ++++++++++++++++++ include/linux/irqchip/irq-pruss-intc.h | 36 + 5 files changed, 909 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/ti,pruss-intc.txt create mode 100644 drivers/irqchip/irq-pruss-intc.c create mode 100644 include/linux/irqchip/irq-pruss-intc.h -- 2.22.0