From patchwork Mon Dec 10 10:23:05 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Srinivas Kandagatla X-Patchwork-Id: 153250 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp3395177ljp; Mon, 10 Dec 2018 02:23:17 -0800 (PST) X-Google-Smtp-Source: AFSGD/Vp4oYHHCZIwZWBaWSMNI1vymLxMMiu40DjUGoSxrWDOhXCN8FvHF/ULlpBQNMWfTRPNJGm X-Received: by 2002:a63:df50:: with SMTP id h16mr10411949pgj.421.1544437397395; Mon, 10 Dec 2018 02:23:17 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1544437397; cv=none; d=google.com; s=arc-20160816; b=aAeRo2G7/vzbhIK+W6lyRSAKkw3cGq1v108VFSKVIkK1CAtcSKvvOsKfUrbGCN3MH6 +TVmn4ANZ/6Me8cYWOwfXDNIO+fL0OBWohTyZnF1by+FciGz2mwalp+uavjaBSDUxQ8e 6Cd+kXi2GnTt6cqTH0ho8odqXZUgz1cPeD9XhggRKe9zj+CaEVMRcub5MKvDy9j+elyX BU/USncOeCaFeSlIJL7vwGLxh9TZ0SlbVZMqflwvJT1ieV6qxHF22bsYLaFGirilmdXl Psa3EXwrfQYxoh9N6oj8jdNoWKCpzgu8wQyE7rxZfY42Wk6RTw9eQzdo+Za6OFHfEr1o KsMg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=E55urFktBVJM2wfmpqkyl6MfKSKGPuDf2s6mSVnoNUc=; b=PjOqQSexL2bDoPDQo3kDG9HtfNEpQrFJPlL/g4PWX/CMeKHr+/YvvGoIN4tzXTgJEw 35CiTTKD7tU7QksxuR2pt7nt5yWRSh9Xke3VmRDcL8RrVRj+2rR83l279TpWcxm3hUWZ r9dpJzR9hdZisxZah+38bLiBGVb+mFyz5ANcfpL9fFLXDfJdEN3vY/6veWunakARfWFm AI3XiZEeuHJo79261lB7kH7KoOvuEOAwIjoXBOpVHoXh4XqULwNREF7QeXP2BR8hvJ2H dZaZmaeWuRwRTjRWXfoprcOGMe2A4oPjqWMXrjEcmRCvvdT7uD7j2mEmJkDGV2mgIrkp iafA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Jcx86OD2; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id r18si9306119pgo.9.2018.12.10.02.23.17; Mon, 10 Dec 2018 02:23:17 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Jcx86OD2; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726969AbeLJKXQ (ORCPT + 6 others); Mon, 10 Dec 2018 05:23:16 -0500 Received: from mail-wr1-f67.google.com ([209.85.221.67]:41951 "EHLO mail-wr1-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727113AbeLJKXQ (ORCPT ); Mon, 10 Dec 2018 05:23:16 -0500 Received: by mail-wr1-f67.google.com with SMTP id x10so9840677wrs.8 for ; Mon, 10 Dec 2018 02:23:15 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=E55urFktBVJM2wfmpqkyl6MfKSKGPuDf2s6mSVnoNUc=; b=Jcx86OD2ELVvtx/VPQ232dBAHgalgu4FyjPIoPyXLfXMTFyQB1S38RmLrFaEA2NRK3 mdq8eTu4hFOzn9eIpVqCx6s0F4fvTl35sjRjR/YAf0Bti7TXv9i6u44DX+2eHgzpt/B3 uLR7HlBDxaHR+eEJB7SxjyRzcxDi3ZihWET78= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=E55urFktBVJM2wfmpqkyl6MfKSKGPuDf2s6mSVnoNUc=; b=sDOs3jup3AyEkoJskwN05AXtG6ar95GMo/VXp4PQMZlYlOcUv7RRIpVjZ2lngPn4Fa x4a7wwW7Tf8MXCLaIhcnqd/lZAkxGCTUqcmA8DkX/50ja86yrWX42iRiypRJuFpV4Le6 lKVeVOQN6B1mRMVZ5p3LpaArcNXScqsSReUKXaE8CsjZ0mYAOhHt/wKjqJxd3NNDPd+6 Ibn2kjRvfriyF+1g+7S6eQDZE/NZkMb9N7sElIIr+NBmfvXp2h2M0aeo/uL595FzUbQJ aUJIkMF7VZcKrjQIj0owLy59vCC72TkpPDK6l8TXLqZH7sFeND8vhKjcepHiwK2IDGmX k+qg== X-Gm-Message-State: AA+aEWYkhevEL3D+b820qaw1IVFkuzY9Qgt5YI3oY4uEcf/6Q+6lRtsl QLc2B88J421XYzpicah8weCuVQ== X-Received: by 2002:a5d:410e:: with SMTP id l14mr9247898wrp.61.1544437394612; Mon, 10 Dec 2018 02:23:14 -0800 (PST) Received: from srini-hackbox.lan (cpc89974-aztw32-2-0-cust43.18-1.cable.virginm.net. [86.30.250.44]) by smtp.gmail.com with ESMTPSA id r64sm12266664wmg.5.2018.12.10.02.23.13 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 10 Dec 2018 02:23:14 -0800 (PST) From: Srinivas Kandagatla To: marc.zyngier@arm.com Cc: sudeep.holla@arm.com, tglx@linutronix.de, jason@lakedaemon.net, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, rnayak@codeaurora.org, sboyd@kernel.org, bjorn.andersson@linaro.org, nicolas.dechesne@linaro.org, ctatlor97@gmail.com, vkoul@kernel.org, robh+dt@kernel.org, devicetree@vger.kernel.org, Srinivas Kandagatla Subject: [PATCH v4 0/4] irqchip/gic-v3: Add support to DT based quirk for msm8996 Date: Mon, 10 Dec 2018 10:23:05 +0000 Message-Id: <20181210102309.8207-1-srinivas.kandagatla@linaro.org> X-Mailer: git-send-email 2.19.2 MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Access to GICR_WAKER is restricted on msm8996 SoC in Hypervisor. There are many devices out there with this restriction in place and there has been no update to this firmware since last few years, making those devices totally unusable for upstream development. My previous attempts to add quirk based on IIDR register value seems to be flawed by the fact that the value conflicted with other SoCs. Last Suggestion by Marc Z using compatible seems to be the only way to apply quirks required for msm8996 based SoCs. Here is the patchset which add new compatible for msm8996 gicv3 and add support gic_enable_of_quirks() followed by the actual quirk required for msm8996. Without this quirk many qcom SoCs (atleast 3 that I know) are unable to boot mainline. Changes since v3: - removed __maybe unused annotation - moved enabling quirks to gic_of_init() as suggested by Marc - fixed quick comment as suggest by Marc Thanks, Srini Srinivas Kandagatla (4): dt-bindings/gic-v3: Add msm8996 compatible string irqchip/gic: common: add support to device tree based quirks irqchip: gic-v3: Add quirk for msm8996 secured registers arm64: dts: add msm8996 compatible to gicv3 .../interrupt-controller/arm,gic-v3.txt | 4 ++- arch/arm64/boot/dts/qcom/msm8996.dtsi | 2 +- drivers/irqchip/irq-gic-common.c | 12 +++++++++ drivers/irqchip/irq-gic-common.h | 3 +++ drivers/irqchip/irq-gic-v3.c | 25 +++++++++++++++++++ 5 files changed, 44 insertions(+), 2 deletions(-) -- 2.19.2