From patchwork Thu Aug 31 13:52:17 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jerome Brunet X-Patchwork-Id: 111395 Delivered-To: patch@linaro.org Received: by 10.140.95.112 with SMTP id h103csp2582539qge; Thu, 31 Aug 2017 06:52:35 -0700 (PDT) X-Received: by 10.99.124.22 with SMTP id x22mr2571288pgc.113.1504187555278; Thu, 31 Aug 2017 06:52:35 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1504187555; cv=none; d=google.com; s=arc-20160816; b=F18Wj4kLogK1b4G6dV8xtmBzht3KRVwKs6kx3D5pZF/uTTor0rWF92yZAq76wXDVBI dF76oRhhlzoq10LStiYHiMu3+ATf/TdTwL9WyC/Xr+OX7+shDrxT3wvuNpGIZ5qKKkfv 0QepKLfouIA8/8gImSyB2e+Ztfy9oA14UyG2TDvZ0W4HxPfSckGfdT3iivmyu2zeSx0K AmGHXzdNVzRxUPPwaRPkTah47ebYxZ48f5mzx5MJOiEgXkiRaanF0J8RNSxatCtceNbP I5+QhNH/EIzzOpnd8nOnEbkqUWUQl3e92jbJtOcKVXCdm0+U3Tdnxk6Law0jpsO1RNRP fd4w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature:arc-authentication-results; bh=UvMZbv90s3UZLcn3KKCyigz1WVHD4X94mwUUEdDwJAc=; b=GjIKqBWyvEwbMkr0LkLs/MlPVUs0y0KAZibIJx+zJmT12oZ6HHqkaQiKYstE5ogUFN +NDu5M2WTpuoShDf4gAHP44M1XVYBqBr15d3Zu5ri8lrifQ+UQUicA4VsL7x1bwCNJiU T4mf1TmokZ+dv62k7NRj4qQ0C3qAWB+LlbXQZ8aEi/A4WwHnErtLJG7R8TMczceay1B0 auYVF/iyMbSiGvNxbuhgpcC1wQeAc4qsjvHyWOach8s7RrVUwY1QUFi99ICd1cXM6maG 7WpxsrRzgZNm98+V9CGI1PLlPAu9K26mhHWQc9/hPUPxy5SRpdgK4jkh86iZFzA1IgmM GN4g== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=T4u0gjwF; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i19si6569643pfa.405.2017.08.31.06.52.34; Thu, 31 Aug 2017 06:52:35 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=T4u0gjwF; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751359AbdHaNwd (ORCPT + 6 others); Thu, 31 Aug 2017 09:52:33 -0400 Received: from mail-wm0-f46.google.com ([74.125.82.46]:37547 "EHLO mail-wm0-f46.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751053AbdHaNwb (ORCPT ); Thu, 31 Aug 2017 09:52:31 -0400 Received: by mail-wm0-f46.google.com with SMTP id u26so4960671wma.0 for ; Thu, 31 Aug 2017 06:52:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id; bh=wckKmk3z2I8P1GiKlQBioEE7e+fvsJzhuGwc3u2M3lg=; b=T4u0gjwFiZsZbKXljIlWk80JRh5ua25OS72TKT3ZbTUKfna+N8prIPZ5gLp8r+e1iC 5Y0XgPmq0n1JNFrhuT5fQJ2ECuDih6DkrYsQSSarojCyg0DHxPZqHjGb36tTfqLaIIfZ OfRyuAezzXoqwu3VrfuNq2gSrnTesEyzhu1HhNu6Z2VTLv4zwa+o5lg3lYRnpqDUnQFm k+NmweNrSUOoJomVZklT0JeZ0OZqrCIlVzaiW9crceGa6cwEw6hf8zUHSAe/7bruQsTn 8ZbGzPmYk+pgSiHr/dr4rLgJHr1SAYvjIrfruZo47s5AnxojPj9K2cRGSQfQw7VSa4G4 K6Lg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=wckKmk3z2I8P1GiKlQBioEE7e+fvsJzhuGwc3u2M3lg=; b=C9I3Ncttnocxcy307H9nc0vtKmsPhf/OZucJsSt6ycF7RJnWCjri25uIsau17I9yt9 7Jl633yphni7owDpuIG/75ItDnv5Smwg65T/22SmKw/JI/ObDX0KIXalj8JBOHc8PAwF 2rZ1idWEnQ07IS56ATB3Vli1a/37FnA4KLGXwQe0/+5mY8DTl6epMYWSToG2cno/pnKr Cyy6AYd4Ko726y9H3pcCi7mbAx6KC133jZcqPxy9c2i6EAHFPL2zOaHLVKjwmI377M7A d1JuTrHfZMA/PhH0OKzxhNPnMmg3vOhOHiNhcpe5VsqNPyx+vKjj/Iwdqgg0Bq2Oi2Kt IWJw== X-Gm-Message-State: AHPjjUjXeSl794HgbL0Vd5+vynf2Ez/ab8ihMgBpLuStCiuS1EiomlIE H9H4krFBeCR13vFH X-Google-Smtp-Source: ADKCNb4+XjOTf2bolBy2UVtiokQMb5XOJKvnK7ngmD+4Mf2e8Ps2hhCHzVKSmxs8vmL/aVnZberI9Q== X-Received: by 10.28.97.197 with SMTP id v188mr722597wmb.98.1504187550558; Thu, 31 Aug 2017 06:52:30 -0700 (PDT) Received: from localhost.localdomain ([90.63.244.31]) by smtp.googlemail.com with ESMTPSA id z1sm147959wmz.45.2017.08.31.06.52.28 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 31 Aug 2017 06:52:28 -0700 (PDT) From: Jerome Brunet To: Kevin Hilman , Carlo Caione Cc: Jerome Brunet , linux-amlogic@lists.infradead.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v3 0/9] ARM64: dts: meson: update around mmc Date: Thu, 31 Aug 2017 15:52:17 +0200 Message-Id: <20170831135226.19784-1-jbrunet@baylibre.com> X-Mailer: git-send-email 2.9.5 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This patchset feature updates around mmc. It is linked to this series [0] but does not strictly depends on it. It adds: * The regulator settling times for the gpio regulator of nanopi-k2 and the libretech-cc. * UHS modes for the p20x, nanopi-k2 and the libretech-cc * clk-gate pins: these are the pinmuxes used for the clk-stop work around explained here [1] It also removes cap-sd-highspeed from eMMC nodes. Special note on SDR104: While the PCB of the p200 and the libretech-cc does not seems to handle SDR104 completely, the nanopi-k2 seems to be handling it correctly. The patch enabling this mode on the nanopi-k2 is the last one of this series. It should propabably be left out until more people can test sdr104 on the nanopi-k2 This series has been tested on the gxbb-200, the gxbb-nanopi-k2 and the gxl-s905x-libretech-cc Changes since v2 [3]: * Rebase on Kevin's v4.14/dt64 branch Changes since v1 [2]: * Reorder patches to put fixes first, then enhancements * Fix error in the SDIO clk_gate pins (GPIOX_5 instead GPIOX_4) [0]: https://lkml.kernel.org/r/20170828142915.27020-1-jbrunet@baylibre.com [1]: https://lkml.kernel.org/r/20170821160301.21899-11-jbrunet@baylibre.com [2]: https://lkml.kernel.org/r/20170804180816.18737-1-jbrunet@baylibre.com [3]: https://lkml.kernel.org/r/20170821160637.22456-1-jbrunet@baylibre.com Jerome Brunet (9): ARM64: dts: meson-gx: Use correct mmc clock source 0 ARM64: dts: meson: remove cap-sd-highspeed from emmc nodes ARM64: dts: meson: add mmc clk gate pins ARM64: dts: meson-gxbb: nanopi-k2: add card regulator settle times ARM64: dts: meson-gxl: libretech-cc: add card regulator settle times ARM64: dts: meson-gxl: libretech-cc: enable high speed modes ARM64: dts: meson-gxbb: p20x: enable sdcard UHS modes ARM64: dts: meson-gxbb: nanopi-k2: enable sdcard UHS modes ARM64: dts: meson-gxbb: nanopi-k2: enable sdr104 mode .../arm64/boot/dts/amlogic/meson-gx-p23x-q20x.dtsi | 10 +++--- .../boot/dts/amlogic/meson-gxbb-nanopi-k2.dts | 19 ++++++++--- .../boot/dts/amlogic/meson-gxbb-nexbox-a95x.dts | 12 ++++--- .../arm64/boot/dts/amlogic/meson-gxbb-odroidc2.dts | 9 ++--- arch/arm64/boot/dts/amlogic/meson-gxbb-p20x.dtsi | 13 +++++--- .../boot/dts/amlogic/meson-gxbb-vega-s95.dtsi | 10 +++--- arch/arm64/boot/dts/amlogic/meson-gxbb.dtsi | 39 ++++++++++++++++++++-- .../dts/amlogic/meson-gxl-s905x-hwacom-amazetv.dts | 7 ++-- .../dts/amlogic/meson-gxl-s905x-libretech-cc.dts | 13 ++++++-- .../dts/amlogic/meson-gxl-s905x-nexbox-a95x.dts | 10 +++--- .../boot/dts/amlogic/meson-gxl-s905x-p212.dtsi | 10 +++--- arch/arm64/boot/dts/amlogic/meson-gxl.dtsi | 39 ++++++++++++++++++++-- .../arm64/boot/dts/amlogic/meson-gxm-nexbox-a1.dts | 7 ++-- arch/arm64/boot/dts/amlogic/meson-gxm-rbox-pro.dts | 1 - 14 files changed, 150 insertions(+), 49 deletions(-) -- 2.9.5 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html