From patchwork Thu Aug 20 06:03:57 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Yongqiang Niu X-Patchwork-Id: 253581 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-5.1 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI, MIME_BASE64_TEXT, SPF_HELO_NONE, SPF_PASS, UNPARSEABLE_RELAY, USER_AGENT_GIT autolearn=no autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 700B5C433E1 for ; Thu, 20 Aug 2020 06:07:07 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 50E03207DE for ; Thu, 20 Aug 2020 06:07:07 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="s+HZOyOD" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726716AbgHTGFo (ORCPT ); Thu, 20 Aug 2020 02:05:44 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:18919 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1725778AbgHTGFi (ORCPT ); Thu, 20 Aug 2020 02:05:38 -0400 X-UUID: c578b6ffd56c483897870cd1f398118c-20200820 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:Message-ID:Date:Subject:CC:To:From; bh=eMCqHf5VNCtvq/O+QRSOEtg5Xwd+1FDGSGsrpAcq+Zw=; b=s+HZOyODiPZPySgERpgDUer2qNTepI6ICLm5Z1pTLUn6/+ykrk9iNJ9QOF8e17bWEjr006pIIZr/63sTEMcm2dNsINtuFzvQ13v1XJuG7bS8YeLMWOU5F+PWRUlna/n5qe0ctttUEe2pY1riFIFE0FgkxxZvJ8908xfrtO5578Q=; X-UUID: c578b6ffd56c483897870cd1f398118c-20200820 Received: from mtkexhb02.mediatek.inc [(172.21.101.103)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.10 Build 0809 with TLS) with ESMTP id 1576741474; Thu, 20 Aug 2020 14:05:33 +0800 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs05n1.mediatek.inc (172.21.101.15) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 20 Aug 2020 14:05:31 +0800 Received: from localhost.localdomain (10.17.3.153) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Thu, 20 Aug 2020 14:05:30 +0800 From: Yongqiang Niu To: CK Hu , Philipp Zabel , Rob Herring , Matthias Brugger CC: David Airlie , Daniel Vetter , Mark Rutland , , , , , , Yongqiang Niu Subject: [PATCH v1 00/21] add drm support for MT8192 Date: Thu, 20 Aug 2020 14:03:57 +0800 Message-ID: <1597903458-8055-1-git-send-email-yongqiang.niu@mediatek.com> X-Mailer: git-send-email 1.8.1.1.dirty MIME-Version: 1.0 X-MTK: N Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Changes in v1: - add some more ddp component - add mt8192 mmsys support - add ovl mount on support - add 2 more clock into mutex device - fix ovl smi_id_en and fb null software bug - fix ddp compoent size config bug - add mt8192 drm support - add ddp bypass shadow register function - add 8192 dts description Yongqiang Niu (21): drm/mediatek: add component OVL_2L2 drm/mediatek: add component POSTMASK drm/mediatek: add component RDMA4 mtk-mmsys: add mt8192 mmsys support mtk-mmsys: add ovl mout on support drm/mediatek: add disp config and mm 26mhz clock into mutex device drm/mediatek: enable OVL_LAYER_SMI_ID_EN for multi-layer usecase drm/mediatek: check if fb is null drm/mediatek: fix aal size config drm/mediatek: fix dither size config drm/mediatek: fix gamma size config drm/mediatek: fix ccorr size config drm/mediatek: add support for mediatek SOC MT8192 drm/mediatek: add bypass shadow register function call for ddp component drm/mediatek: add color bypass shadow register function drm/mediatek: add ovl bypass shadow register function drm/mediatek: add rdma bypass shadow register function drm/mediatek: add dither bypass shadow register function drm/mediatek: add aal bypass shadow register function drm/mediatek: add ccorr bypass shadow register function arm64: dts: mt8192: add display node arch/arm64/boot/dts/mediatek/mt8192.dtsi | 126 +++++++++++++++++++ drivers/gpu/drm/mediatek/mtk_disp_color.c | 22 ++++ drivers/gpu/drm/mediatek/mtk_disp_ovl.c | 41 ++++++- drivers/gpu/drm/mediatek/mtk_disp_rdma.c | 27 +++++ drivers/gpu/drm/mediatek/mtk_drm_crtc.c | 3 + drivers/gpu/drm/mediatek/mtk_drm_ddp.c | 84 +++++++++++-- drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c | 80 +++++++++++- drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h | 8 ++ drivers/gpu/drm/mediatek/mtk_drm_drv.c | 48 ++++++++ drivers/soc/mediatek/mmsys/Makefile | 1 + drivers/soc/mediatek/mmsys/mt8192-mmsys.c | 182 ++++++++++++++++++++++++++++ drivers/soc/mediatek/mtk-mmsys.c | 8 ++ include/linux/soc/mediatek/mtk-mmsys.h | 6 + 13 files changed, 623 insertions(+), 13 deletions(-) create mode 100644 drivers/soc/mediatek/mmsys/mt8192-mmsys.c -- 1.8.1.1.dirty