From patchwork Thu May 21 09:06:13 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Weiyi Lu X-Patchwork-Id: 200209 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-3.8 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, MIME_BASE64_TEXT, SPF_HELO_NONE, SPF_PASS, UNPARSEABLE_RELAY, USER_AGENT_GIT autolearn=no autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 9E9B4C433DF for ; Thu, 21 May 2020 09:07:25 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 7E18E20829 for ; Thu, 21 May 2020 09:07:25 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="U6V+YesH" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728747AbgEUJGf (ORCPT ); Thu, 21 May 2020 05:06:35 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:40843 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1728735AbgEUJGf (ORCPT ); Thu, 21 May 2020 05:06:35 -0400 X-UUID: c915ebb3d8ac487488439fe24f0d9230-20200521 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:Message-ID:Date:Subject:CC:To:From; bh=7jb495E0gp5iA5G5xPrOIXGz/+nrJXvmp3hVaXHcEPo=; b=U6V+YesHXiNf+uU0SymuhNNYNGXaXkMrr9hJ0rNb8M3zJJ5ETlAF5aTFn+yxSeYJOfZQOCrVYpHCmu4kAd/DpWHR3Mvh9x/jg8MogyjikoGRJWKXtQMefPNhL4v1HqFse2BtX7NVdnxILr8ZAu4gs1lKUqgCXmYNhu1JtBIJcE4=; X-UUID: c915ebb3d8ac487488439fe24f0d9230-20200521 Received: from mtkcas11.mediatek.inc [(172.21.101.40)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.10 Build 0809 with TLS) with ESMTP id 930137302; Thu, 21 May 2020 17:06:31 +0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 21 May 2020 17:06:28 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Thu, 21 May 2020 17:06:28 +0800 From: Weiyi Lu To: Enric Balletbo Serra , Matthias Brugger , Nicolas Boichat , Rob Herring , Sascha Hauer CC: James Liao , Fan Chen , , , , , , Weiyi Lu Subject: [PATCH v15 00/11] Mediatek MT8183 scpsys support Date: Thu, 21 May 2020 17:06:13 +0800 Message-ID: <1590051985-29149-1-git-send-email-weiyi.lu@mediatek.com> X-Mailer: git-send-email 1.8.1.1.dirty MIME-Version: 1.0 X-MTK: N Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This series is based on v5.7-rc1 changes since v14: - fix commit message typo - use property name "mediatek,smi" for smi phandle changes since v13: - document optional property "smi-comm" - move defines in scpsyc.h to mtk-scpsys.c directly - minor coding sytle fixes change since v12: - separate the fix of comma at the end into a new patch [PATCH 09/11] changes since v11: - re-order patches "Remove infracfg misc driver support" and "Add multiple step bus protection" - add cap MTK_SCPD_SRAM_ISO for extra sram control - minor coding sytle fixes and reword commit messages changes since v10: - squash PATCH 04 and PATCH 06 in v9 into its previous patch - add "ignore_clr_ack" for multiple step bus protection control to have a clean definition of power domain data - keep the mask register bit definitions and do the same for MT8183 changes since v9: - add new PATCH 04 and PATCH 06 to replace by new method for all compatibles - add new PATCH 07 to remove infracfg misc driver - minor coding sytle fix changes since v7: - reword in binding document [PATCH 02/14] - fix error return checking bug in subsys clock control [PATCH 10/14] - add power domains properity to mfgcfg patch [PATCH 14/14] from https://patchwork.kernel.org/patch/11126199/ changes since v6: - remove the patch of SPDX license identifier because it's already fixed changes since v5: - fix documentation in [PATCH 04/14] - remove useless variable checking and reuse API of clock control in [PATCH 06/14] - coding style fix of bus protection control in [PATCH 08/14] - fix naming of new added data in [PATCH 09/14] - small refactor of multiple step bus protection control in [PATCH 10/14] changes since v4: - add property to mt8183 smi-common - seperate refactor patches and new add function - add power controller device node Weiyi Lu (11): dt-bindings: mediatek: Add property to mt8183 smi-common dt-bindings: soc: Add MT8183 power dt-bindings soc: mediatek: Add basic_clk_name to scp_power_data soc: mediatek: Remove infracfg misc driver support soc: mediatek: Add multiple step bus protection control soc: mediatek: Add subsys clock control for bus protection soc: mediatek: Add extra sram control soc: mediatek: Add MT8183 scpsys support soc: mediatek: Add a comma at the end arm64: dts: Add power controller device node of MT8183 arm64: dts: Add power-domains property to mfgcfg .../mediatek,smi-common.txt | 2 +- .../bindings/soc/mediatek/scpsys.txt | 21 +- arch/arm64/boot/dts/mediatek/mt8183.dtsi | 63 ++ drivers/soc/mediatek/Kconfig | 10 - drivers/soc/mediatek/Makefile | 1 - drivers/soc/mediatek/mtk-infracfg.c | 79 -- drivers/soc/mediatek/mtk-scpsys.c | 706 ++++++++++++++---- include/dt-bindings/power/mt8183-power.h | 26 + include/linux/soc/mediatek/infracfg.h | 39 - 9 files changed, 672 insertions(+), 275 deletions(-) delete mode 100644 drivers/soc/mediatek/mtk-infracfg.c create mode 100644 include/dt-bindings/power/mt8183-power.h delete mode 100644 include/linux/soc/mediatek/infracfg.h