From patchwork Thu Nov 19 15:52:29 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Thara Gopinath X-Patchwork-Id: 328429 Delivered-To: patch@linaro.org Received: by 2002:a17:907:2110:0:0:0:0 with SMTP id qn16csp471680ejb; Thu, 19 Nov 2020 07:54:12 -0800 (PST) X-Google-Smtp-Source: ABdhPJyVBm+tV57oJvkiCElfJLwzNG7wuDrjJHK7Z1werBp5yh5fMeRPaEtJ5J2TjojLtRryPAID X-Received: by 2002:a17:906:a996:: with SMTP id jr22mr29571508ejb.463.1605801252441; Thu, 19 Nov 2020 07:54:12 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1605801252; cv=none; d=google.com; s=arc-20160816; b=DDgHwZ3qUhyTE6DsNYH/43Q6zKCnQX+ty/Og0rPWiJmywyteeeFww/eZXeApnx+hJB i6HL1zpcJtxr2Y3WSrOV549sXb6KUjAPKZfnOWHIqKwhsyZIceoQW+fAbD1Hy5V23l2k Pp4vnAr3dqfcxGSdLSBvcD05Bkr9JICqTT3Rd/KFvRDZ+5cb0hSI1E3p189PsLhKa1JF Vz4t60eKtGWrA0m+0pVklfZMnDGO9QQU1oPARKHU4Oszy+AYWtQit2/534uSNFBK70ga TCi2z8iGfKS040tQ7qW+PtrFkSgxjgQUsp1whNvqCVyZt/34Ryc0hyGsqDppZG55YQh/ NwAQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=4MCvCRmAMrx9hEGjjAJklgqSdTLavuT99AZ/bugFCos=; b=JQXHcmdiqYdexVi8aUHIOlpVd1SVZpSBDIXKMuz8Vwolw2fhHRqyYqOvmj0OO7723/ F9TNe3gajPnQ/RxMfnQrmQZLnM26j6igFZRMeDNg+Dsaxx9hh6luY4vfS0+VnH8V+luq 0z2kjWc2LN1iEFfKjK2oGKZTJawS4pfAua+VV28PVraSFtTi/GCvKettZvhAymY7pxAl QYGdWvaSom4gGmo+GxpEKs+IHF99Xhw+IpOiDFOn/oBSUk2HSiT2IPP6qgfKG1sRL6CL pcWsq+rbdZ/NjsL1OW/2JLBxGGswpiDkA6e4NXZyU2SdHZ8pX6XxIFA9fJLqzvn+lXJA vXhw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=A331nUgW; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id ok23si67063ejb.243.2020.11.19.07.54.12; Thu, 19 Nov 2020 07:54:12 -0800 (PST) Received-SPF: pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=A331nUgW; spf=pass (google.com: domain of linux-crypto-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728919AbgKSPwl (ORCPT + 2 others); Thu, 19 Nov 2020 10:52:41 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48592 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728905AbgKSPwk (ORCPT ); Thu, 19 Nov 2020 10:52:40 -0500 Received: from mail-qv1-xf43.google.com (mail-qv1-xf43.google.com [IPv6:2607:f8b0:4864:20::f43]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6CF73C061A04 for ; Thu, 19 Nov 2020 07:52:38 -0800 (PST) Received: by mail-qv1-xf43.google.com with SMTP id z17so3045976qvy.11 for ; Thu, 19 Nov 2020 07:52:38 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=4MCvCRmAMrx9hEGjjAJklgqSdTLavuT99AZ/bugFCos=; b=A331nUgWpYis9cgDM+H9IflfmtXE8u7sy5s92VZ6qlPcq3ZPDIlJsHqw1/ta/Y2qN+ 9uDbQikKonrGHPWZQs8GljIwkUssWr8JAhYELG0zYCgATDn2+N2mr6Ab5Lt69OLvZBwq DDe9BHj0r+7d4AxKDQp5badoafP9TPsKZIR62l1ACovFvtX/ALLbj57OaqbV/8tck0nv lrptbm9LgZ4t3S9aNEn6RAz3nCRI4wA6pWOujVakHNQmW7guGiVPLk7gCaBY0Zi3I+Zr eBI6gBI4O4UtDVrUuiQOUbli0S2LUcktQyDh8PfubJHRD7nCqAygCSINMcN7qYOXSc9R T65w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=4MCvCRmAMrx9hEGjjAJklgqSdTLavuT99AZ/bugFCos=; b=RFD0nuOsY1I24MwqpCVWspdZFDwLcp8ytKBhuP3Ern0xFofBWyehci6x3t7ZPLy9bZ UXr9jX7ozf4bJjXsJYhf7aR2FJmHM88LXYLDrdnkxBIc8ybhRJS1voyosMgA0otQMcv2 FmMSHjbAhGv7DTIgnTLzIPaPIVORZ7BwJyaB4s/pW9vWkuLwzXhX6Sz8cf4P2ttqqIGQ 2Npkx1djeob+BuFo70HXDu+qulZud+s3vgMVBDsYifus1wfSivVvJRzQPZVWHEEYAbf8 ogMebcqQcu7Pdd6HX9BI92X8lJZJAwdJ2F4hJmQZMghde8mHnaySqPr+BioOCsIK8R/n 6Ojw== X-Gm-Message-State: AOAM532bCseHDbUC398n7oOwDTPZptYI6+6nUgOIH4N0Nb98ARvgVVMU FyDVxc8ix2cBJJqI79mo/Qh0IQ== X-Received: by 2002:a0c:c984:: with SMTP id b4mr11609562qvk.10.1605801157619; Thu, 19 Nov 2020 07:52:37 -0800 (PST) Received: from pop-os.fios-router.home (pool-71-163-245-5.washdc.fios.verizon.net. [71.163.245.5]) by smtp.googlemail.com with ESMTPSA id g70sm127290qke.8.2020.11.19.07.52.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 19 Nov 2020 07:52:36 -0800 (PST) From: Thara Gopinath To: agross@kernel.org, bjorn.andersson@linaro.org, herbert@gondor.apana.org.au, davem@davemloft.net, robh+dt@kernel.org, sboyd@kernel.org, mturquette@baylibre.com Cc: linux-arm-msm@vger.kernel.org, linux-crypto@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org Subject: [Patch v2 2/6] clk: qcom: rpmh: Add CE clock on sdm845. Date: Thu, 19 Nov 2020 10:52:29 -0500 Message-Id: <20201119155233.3974286-3-thara.gopinath@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20201119155233.3974286-1-thara.gopinath@linaro.org> References: <20201119155233.3974286-1-thara.gopinath@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-crypto@vger.kernel.org Qualcomm CE clock resource that is managed by BCM is required by crypto driver to access the core clock. Reviewed-by: Bjorn Andersson Signed-off-by: Thara Gopinath --- drivers/clk/qcom/clk-rpmh.c | 2 ++ 1 file changed, 2 insertions(+) -- 2.25.1 diff --git a/drivers/clk/qcom/clk-rpmh.c b/drivers/clk/qcom/clk-rpmh.c index e2c669b08aff..7e2a4a9b9bf6 100644 --- a/drivers/clk/qcom/clk-rpmh.c +++ b/drivers/clk/qcom/clk-rpmh.c @@ -349,6 +349,7 @@ DEFINE_CLK_RPMH_VRM(sdm845, rf_clk2, rf_clk2_ao, "rfclka2", 1); DEFINE_CLK_RPMH_VRM(sdm845, rf_clk3, rf_clk3_ao, "rfclka3", 1); DEFINE_CLK_RPMH_VRM(sm8150, rf_clk3, rf_clk3_ao, "rfclka3", 1); DEFINE_CLK_RPMH_BCM(sdm845, ipa, "IP0"); +DEFINE_CLK_RPMH_BCM(sdm845, ce, "CE0"); static struct clk_hw *sdm845_rpmh_clocks[] = { [RPMH_CXO_CLK] = &sdm845_bi_tcxo.hw, @@ -364,6 +365,7 @@ static struct clk_hw *sdm845_rpmh_clocks[] = { [RPMH_RF_CLK3] = &sdm845_rf_clk3.hw, [RPMH_RF_CLK3_A] = &sdm845_rf_clk3_ao.hw, [RPMH_IPA_CLK] = &sdm845_ipa.hw, + [RPMH_CE_CLK] = &sdm845_ce.hw, }; static const struct clk_rpmh_desc clk_rpmh_sdm845 = {