From patchwork Wed Apr 23 07:20:43 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Loic Poulain X-Patchwork-Id: 885035 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 83B8919ABDE for ; Wed, 23 Apr 2025 07:21:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745392865; cv=none; b=VW9Rbp2qOFFdEj9Q+UbLinl00a5C+Le+PCsBFFgXcGTpB4YCSE5ZAKAMeyDLD6Xuk5tJIAttXyuvjnhBo7XYNPlL1I9GiNuvKitL9VL07hHPu1dwWT/yGEEU55Hy899EQyDbLHEK3Nunv4s+Yc40vt5tz9BeUrMt4isqOD3xhZc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745392865; c=relaxed/simple; bh=RU6F16UzUltqBZThb1ZaQaj8sKEF5oUODiHbmE6L394=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=XNdXOgzFqVn1a6agyP0P3n6nHlndtPbPPUfK+W72GDK8S8s//W/X5tCZR5+sjdVHblnEwMG/Nlj7fdtF1kn7+7QA0qJ4/MY2hC5yBJ2prSybTIwTP7daKXxs1uFFB/kvolYDmL9CIhgKuXiaG4e+Pi6bVsSvE8zgLe4v5QYzTxY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=OMICrN8J; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="OMICrN8J" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 53N0i7OX016805 for ; Wed, 23 Apr 2025 07:21:02 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=auiZ1TdX+vA WT8qcUzAplyGZZLdhSByER51XQxabkFU=; b=OMICrN8Ja1vL4+HiKygUdhWRITq 7hcHKEoUVYZ5Dqi7Zvvi6FAY3lZSdLCIpF6AoFyK0IIlPENHnleM2RGAx5lAMEu0 omwQy5RNjClJmAzzEZOlUerU+RivLF4oEeiDFMhdvhN1Az9+Pg3DKVvRsyoYDhoB Eczdm4Avmsbg/TJfg0FsrwwEHJqN0CMMUsHPG+OqrPTTGWQlaqIiQ+NIoKTs/eoH yaiqvgDceoM+RP9SlWZ+ptQOCKcVALcgO3PRkm62/Vqmb+j7MbxY1AL6Gs38JcE0 e+xDKqexVq+9vlCuz8zNwQ8s+QpHe7k7pO8G5J8XjXPdcn1UmjMVsvPS1tQ== Received: from mail-qk1-f199.google.com (mail-qk1-f199.google.com [209.85.222.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 466jh0181d-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Wed, 23 Apr 2025 07:21:02 +0000 (GMT) Received: by mail-qk1-f199.google.com with SMTP id af79cd13be357-7c5d608e6f5so1017274385a.0 for ; Wed, 23 Apr 2025 00:21:02 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745392861; x=1745997661; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=auiZ1TdX+vAWT8qcUzAplyGZZLdhSByER51XQxabkFU=; b=QCko0WkQjCKx1QB4c1S1dVJRV3Vhua2w22ibT75uWRrqVbo44OnPTNPslXKMwi2MTB QT0y9H+5L1qGdsktdPpdEKXlwQHYOsXHMte9kIidQmJlBGYuOoj+kAJfIWPanJ6xtVwD kVrY1BPzU1Bhjru1EF9Kb17gMiQpjLzvx7QcF+KThU/CN0jfFlHBHnn2VdP7XAkjMa0F 5DCAaIJrB5DH0FIU/YyyH+s1DJKnYAP7yLwBO3pZqVVX+tXDHwxYhE+LHRw5WmtgYcfI Yr0qfaWKJF/SFeUHOK4Jtx9NNEphHm6k/+Ravf/A6S4HVcD/m43IcsVB73BKvGMVCZ/Z aYKw== X-Gm-Message-State: AOJu0YwkQCIJW6pW8uXyvyjhLZU52j1+HZonRy3Urr2qo2Z0lbR/8FDk e7jq65MV8xq76ge2JjLPhCgk7zz2Z/4+NkOvIpEgU2oZmt+X1esVO90JWPDtbfaKX5hqA9hoyuZ 39elV5/Yjpkm1nOcq24IRdVvPwRMgn/83HuudXGNtFBgaYbusebdzkJhuxwexjYPY X-Gm-Gg: ASbGncue3MXUTUnDGHQr5/NJ40UEscXi0kt73qJyOPWtbbUUACMVDNEQfIPcLo76Hos dZX1SCIRETQVbLzg3XFU1btBineC466K6rZ1GDdfbtL/rly6yN1LU1WeyaOZJ9fa5GNCqLb2dBT JxeHZ3UmdtWEwhl0Nsj8GGyRs1+nfJHhW5SI64yhfBNlRezLNC8kdjejWXGMgG7N9tviPM4lDYA HAX+wWaNOQeVf5LIDR9vrQv7ZZ50w5pXNtoL899jAhKGO2eLKxIGZ6d6qkcIFeZ1XJGZlXDo7Ya grPGmWIxDErgxOk/84ig49Y7CyYKbc9EU4o/aw/aWLJABFE= X-Received: by 2002:a05:620a:1aa4:b0:7c3:d711:6ffb with SMTP id af79cd13be357-7c928015e35mr2752948885a.41.1745392861412; Wed, 23 Apr 2025 00:21:01 -0700 (PDT) X-Google-Smtp-Source: AGHT+IF4FFJHlSKVeR1xsuRxh1VkScuReF7tiKmbUivJjTZoisCTfZIeYyjYYdshNpcOokXdccBpzw== X-Received: by 2002:a05:620a:1aa4:b0:7c3:d711:6ffb with SMTP id af79cd13be357-7c928015e35mr2752946185a.41.1745392860981; Wed, 23 Apr 2025 00:21:00 -0700 (PDT) Received: from QCOM-eG0v1AUPpu.qualcomm.com ([2a01:e0a:82c:5f0:10e3:ecaa:2fb2:d23a]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-acb6ec42af6sm757138366b.43.2025.04.23.00.20.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 23 Apr 2025 00:21:00 -0700 (PDT) From: Loic Poulain To: bryan.odonoghue@linaro.org, rfoss@kernel.org, konradybcio@kernel.org, andersson@kernel.org, krzk+dt@kernel.org, robh@kernel.org Cc: linux-arm-msm@vger.kernel.org, linux-media@vger.kernel.org, devicetree@vger.kernel.org, dmitry.baryshkov@oss.qualcomm.com, Loic Poulain Subject: [PATCH v4 5/6] media: dt-bindings: Add qcom,qcm2290-camss Date: Wed, 23 Apr 2025 09:20:43 +0200 Message-Id: <20250423072044.234024-6-loic.poulain@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250423072044.234024-1-loic.poulain@oss.qualcomm.com> References: <20250423072044.234024-1-loic.poulain@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNDIzMDA0OSBTYWx0ZWRfX/dgcQAWRKTUy kxKnLxoVsW2+P2LyCQNxb09abBBxp+w8MEze2i2UE9i2AypNFNdkWZWpNkUVnqG9uYWWqBa/sUG QuZwEdnwFzWRu783l0k1SossbzeOFX7ULE2IG6p7sZoGeK+zUZ76NWEukN968BuNPKPDRXpnTkY UOJBfPvK0VxK1f/mutgJj6dScqnfj92mcZWc2xALsEpeoCgPxnPsCiAW6jEyaVxJW27SfNCq787 skOsvF5MNKyXJDUbrrpYUr8mXSvDaUPd/7itzRHJR8zjlBfR7hmR2N7U6+neVJPVA2ggr75xsIx zoSxao2wXj1XlWODjA/5u0DGcPww1v8h3QZi58mXRJ4xE6EeHtGHYsbY4SD5y9VVFwGKT+hkClu PH5AJV7ujZnyDCY3pgilKQ4dHy0zjhazyezUPGtGq1xllHqaa8Ux2BHFcJNEjNUYG/siSn1I X-Proofpoint-GUID: B7UhMJj_ru_0KOm2dPF2KB3u89s38kCC X-Authority-Analysis: v=2.4 cv=ZuTtK87G c=1 sm=1 tr=0 ts=680894de cx=c_pps a=HLyN3IcIa5EE8TELMZ618Q==:117 a=xqWC_Br6kY4A:10 a=XR8D0OoHHMoA:10 a=QcRrIoSkKhIA:10 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=JlZtY4oE0OGdv2NQSfYA:9 a=bTQJ7kPSJx9SKPbeHEYW:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-ORIG-GUID: B7UhMJj_ru_0KOm2dPF2KB3u89s38kCC X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.680,FMLib:17.12.68.34 definitions=2025-04-23_05,2025-04-22_01,2024-11-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 clxscore=1015 impostorscore=0 bulkscore=0 mlxscore=0 adultscore=0 lowpriorityscore=0 mlxlogscore=999 priorityscore=1501 malwarescore=0 suspectscore=0 spamscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2504070000 definitions=main-2504230049 Add bindings for qcom,qcm2290-camss in order to support the camera subsystem found in the Qualcomm Robotics RB1 Platform (QRB2210). Signed-off-by: Loic Poulain --- .../bindings/media/qcom,qcm2290-camss.yaml | 243 ++++++++++++++++++ 1 file changed, 243 insertions(+) create mode 100644 Documentation/devicetree/bindings/media/qcom,qcm2290-camss.yaml diff --git a/Documentation/devicetree/bindings/media/qcom,qcm2290-camss.yaml b/Documentation/devicetree/bindings/media/qcom,qcm2290-camss.yaml new file mode 100644 index 000000000000..fa870872f80b --- /dev/null +++ b/Documentation/devicetree/bindings/media/qcom,qcm2290-camss.yaml @@ -0,0 +1,243 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/media/qcom,qcm2290-camss.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm QCM2290 Camera Subsystem (CAMSS) + +maintainers: + - Loic Poulain + +description: + The CAMSS IP is a CSI decoder and ISP present on Qualcomm platforms. + +properties: + compatible: + const: qcom,qcm2290-camss + + reg: + maxItems: 9 + + reg-names: + items: + - const: csid0 + - const: csid1 + - const: csiphy0 + - const: csiphy1 + - const: csitpg0 + - const: csitpg1 + - const: top + - const: vfe0 + - const: vfe1 + + clocks: + maxItems: 15 + + clock-names: + items: + - const: ahb + - const: axi + - const: camnoc_nrt_axi + - const: camnoc_rt_axi + - const: csi0 + - const: csi1 + - const: csiphy0 + - const: csiphy0_timer + - const: csiphy1 + - const: csiphy1_timer + - const: top_ahb + - const: vfe0 + - const: vfe0_cphy_rx + - const: vfe1 + - const: vfe1_cphy_rx + + interrupts: + maxItems: 8 + + interrupt-names: + items: + - const: csid0 + - const: csid1 + - const: csiphy0 + - const: csiphy1 + - const: csitpg0 + - const: csitpg1 + - const: vfe0 + - const: vfe1 + + interconnects: + maxItems: 3 + + interconnect-names: + items: + - const: ahb + - const: hf_mnoc + - const: sf_mnoc + + iommus: + maxItems: 4 + + power-domains: + items: + - description: GDSC CAMSS Block, Global Distributed Switch Controller. + + vdda-csiphy-1p2-supply: + description: + Phandle to a 1.2V regulator supply to CSI PHYs. + + vdda-pll-1p8-supply: + description: + Phandle to 1.8V regulator supply to CAMSS refclk pll block. + + ports: + $ref: /schemas/graph.yaml#/properties/ports + + description: + CSI input ports. + + patternProperties: + "^port@[0-3]+$": + $ref: /schemas/graph.yaml#/$defs/port-base + unevaluatedProperties: false + + description: + Input port for receiving CSI data from a CSIPHY. + + properties: + endpoint: + $ref: video-interfaces.yaml# + unevaluatedProperties: false + + properties: + data-lanes: + minItems: 1 + maxItems: 4 + + required: + - data-lanes + +required: + - compatible + - reg + - reg-names + - clocks + - clock-names + - interrupts + - interrupt-names + - interconnects + - interconnect-names + - iommus + - power-domains + - vdda-csiphy-1p2-supply + - vdda-pll-1p8-supply + +additionalProperties: false + +examples: + - | + #include + #include + #include + #include + + soc { + #address-cells = <2>; + #size-cells = <2>; + + camss: camss@5c6e000 { + compatible = "qcom,qcm2290-camss"; + + reg = <0x0 0x5c6e000 0x0 0x1000>, + <0x0 0x5c75000 0x0 0x1000>, + <0x0 0x5c52000 0x0 0x1000>, + <0x0 0x5c53000 0x0 0x1000>, + <0x0 0x5c66000 0x0 0x400>, + <0x0 0x5c68000 0x0 0x400>, + <0x0 0x5c11000 0x0 0x1000>, + <0x0 0x5c6f000 0x0 0x4000>, + <0x0 0x5c76000 0x0 0x4000>; + reg-names = "csid0", + "csid1", + "csiphy0", + "csiphy1", + "csitpg0", + "csitpg1", + "top", + "vfe0", + "vfe1"; + + clocks = <&gcc GCC_CAMERA_AHB_CLK>, + <&gcc GCC_CAMSS_AXI_CLK>, + <&gcc GCC_CAMSS_NRT_AXI_CLK>, + <&gcc GCC_CAMSS_RT_AXI_CLK>, + <&gcc GCC_CAMSS_TFE_0_CSID_CLK>, + <&gcc GCC_CAMSS_TFE_1_CSID_CLK>, + <&gcc GCC_CAMSS_CPHY_0_CLK>, + <&gcc GCC_CAMSS_CSI0PHYTIMER_CLK>, + <&gcc GCC_CAMSS_CPHY_1_CLK>, + <&gcc GCC_CAMSS_CSI1PHYTIMER_CLK>, + <&gcc GCC_CAMSS_TOP_AHB_CLK>, + <&gcc GCC_CAMSS_TFE_0_CLK>, + <&gcc GCC_CAMSS_TFE_0_CPHY_RX_CLK>, + <&gcc GCC_CAMSS_TFE_1_CLK>, + <&gcc GCC_CAMSS_TFE_1_CPHY_RX_CLK>; + clock-names = "ahb", + "axi", + "camnoc_nrt_axi", + "camnoc_rt_axi", + "csi0", + "csi1", + "csiphy0", + "csiphy0_timer", + "csiphy1", + "csiphy1_timer", + "top_ahb", + "vfe0", + "vfe0_cphy_rx", + "vfe1", + "vfe1_cphy_rx"; + + interrupts = , + , + , + , + , + , + , + ; + interrupt-names = "csid0", + "csid1", + "csiphy0", + "csiphy1", + "csitpg0", + "csitpg1", + "vfe0", + "vfe1"; + + interconnects = <&bimc MASTER_APPSS_PROC RPM_ACTIVE_TAG + &config_noc SLAVE_CAMERA_CFG RPM_ACTIVE_TAG>, + <&mmrt_virt MASTER_CAMNOC_HF RPM_ALWAYS_TAG + &bimc SLAVE_EBI1 RPM_ALWAYS_TAG>, + <&mmnrt_virt MASTER_CAMNOC_SF RPM_ALWAYS_TAG + &bimc SLAVE_EBI1 RPM_ALWAYS_TAG>; + interconnect-names = "ahb", + "hf_mnoc", + "sf_mnoc"; + + iommus = <&apps_smmu 0x400 0x0>, + <&apps_smmu 0x800 0x0>, + <&apps_smmu 0x820 0x0>, + <&apps_smmu 0x840 0x0>; + + power-domains = <&gcc GCC_CAMSS_TOP_GDSC>; + + vdda-csiphy-1p2-supply = <&pm4125_l5>; + vdda-pll-1p8-supply = <&pm4125_l13>; + + ports { + #address-cells = <1>; + #size-cells = <0>; + }; + }; + };