From patchwork Wed Jul 3 03:51:44 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tengfei Fan X-Patchwork-Id: 810920 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 340981863F; Wed, 3 Jul 2024 03:55:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719978947; cv=none; b=txNyRsrdTlhosifgHfXFcN+1hB2RBIf5rrz746uqsKjdAlHO6LCx7mTnbRKTAC7jCyn0RX53vwqP92cghv3gzTEXbMExh9UiI9XcW/gTmb5F0e3juRtZPWdr5/C+ejgumJxNmxE1UnCrDqlRHIx69J7l6R3kzKYI5nwX3cDpYzU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719978947; c=relaxed/simple; bh=l04F8blAB3thulu1eI+w3MY0BycqmaoiURTMwrZoxXI=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=gUBuDaeIOjusdZSHg9MC1eLcujerxCXxk5Xdh8llNx0anxxd9DdiHT75zHci9+xKZzAGE4OJl4pQyh/EKQetfYPzU4Guz6Hr8akVTtIIofCPwJuHfIOZGihwLhE+xOiuD5jrVWHdyig2ub69zWMBw67mjUZkAK/iIxuBBlBKlK0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=oJBorf+L; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="oJBorf+L" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4631abVv016419; Wed, 3 Jul 2024 03:55:11 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= KwW+YKclC6VaYNkiH8uy9e79d2+KSUWQWRHyDBEr4mE=; b=oJBorf+LIQn8hxGW 7YW6ZKksSdWLyX8VsmHictib+CNEcKU9ZBK5NYLFtg0vO1QvdPnwN+c0p7bec0RC 7JzObMaD4toQ6uh/PaHItffDbD84jKrOHa/9KRhu3GMb9yETecyqfBfoB6puneAp x7ZpPn4YUfSujFDLXNzdMEniVvpLagqmeHqH07VjBl7+kMxRynfHFA5HDaHq9Try gyqp0lYOH8HU0MJF5Uw9/CA5ewgv+Zo2IK8UUVWgPWXhQVDk6RH/bHTgryca5AcA n7bxH07LckhgnctzllNofidt4fFuq/XINZ/+kVINsgss7tOdFzic6WKPGXgh6e60 aGq6+w== Received: from nalasppmta04.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 402bejsxcc-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 03 Jul 2024 03:55:11 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA04.qualcomm.com (8.17.1.19/8.17.1.19) with ESMTPS id 4633tA6n001655 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 3 Jul 2024 03:55:10 GMT Received: from tengfan-gv.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Tue, 2 Jul 2024 20:54:48 -0700 From: Tengfei Fan To: , , , , , , , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , Tengfei Fan Subject: [PATCH 37/47] clk: qcom: add the GPUCC driver support for QCS9100 Date: Wed, 3 Jul 2024 11:51:44 +0800 Message-ID: <20240703035154.2182083-8-quic_tengfan@quicinc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240703035154.2182083-1-quic_tengfan@quicinc.com> References: <20240703025850.2172008-1-quic_tengfan@quicinc.com> <20240703035154.2182083-1-quic_tengfan@quicinc.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: w9o7G1XBGLcWkBIAyGQmS-13N7ju4NTK X-Proofpoint-ORIG-GUID: w9o7G1XBGLcWkBIAyGQmS-13N7ju4NTK X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-07-02_18,2024-07-02_02,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 mlxlogscore=999 impostorscore=0 spamscore=0 clxscore=1015 mlxscore=0 suspectscore=0 bulkscore=0 adultscore=0 lowpriorityscore=0 malwarescore=0 priorityscore=1501 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2406140001 definitions=main-2407030027 Add the clock driver support for the Qualcomm Graphics Clock control module. Signed-off-by: Tengfei Fan --- drivers/clk/qcom/gpucc-sa8775p.c | 1 + 1 file changed, 1 insertion(+) diff --git a/drivers/clk/qcom/gpucc-sa8775p.c b/drivers/clk/qcom/gpucc-sa8775p.c index f8a8ac343d70..89ca1289cd74 100644 --- a/drivers/clk/qcom/gpucc-sa8775p.c +++ b/drivers/clk/qcom/gpucc-sa8775p.c @@ -584,6 +584,7 @@ static const struct qcom_cc_desc gpu_cc_sa8775p_desc = { static const struct of_device_id gpu_cc_sa8775p_match_table[] = { { .compatible = "qcom,sa8775p-gpucc" }, + { .compatible = "qcom,qcs9100-gpucc" }, { } }; MODULE_DEVICE_TABLE(of, gpu_cc_sa8775p_match_table);