From patchwork Thu Mar 21 11:16:32 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 781646 Received: from mail-pf1-f182.google.com (mail-pf1-f182.google.com [209.85.210.182]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 57C1E5FDD1 for ; Thu, 21 Mar 2024 11:17:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.182 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711019850; cv=none; b=ijsO9LbVA0XUFB601BlJlqAyuQSLXd2EJxNWjtmWY/hyhSS5lR7cUnPb2L01PiEN0qOwg2qiByoYD3lmpABsdigOxcMmN2llTkYgrljlifKsAjZRBSJXXhSE2bQFwZ2CQt7s0UfFuJsui4Cv8fElqC5cH4Ceup6uwYmUck5peaY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711019850; c=relaxed/simple; bh=mSUh4v/RL+IdcdrUbUoaHaEmfRRTCNfxUzTm6/jvZZY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=gNylvJWyxnquExaF9dNrRVga/ovp10yA+bxk9pH/4Cvu4cIJxDl90sx5pL4yeZtf0mlg0TJYbCiGhrqmAr87DUZKZGl1AvKIoNlhDZvtYsOkLndN+RDg9J0PgzkLcNUNGeo8IlB8XDGmj2MbXdpBghwbpySCtzG0NU/K2J/l7/A= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=eTj+vDnq; arc=none smtp.client-ip=209.85.210.182 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="eTj+vDnq" Received: by mail-pf1-f182.google.com with SMTP id d2e1a72fcca58-6e6fb9a494aso711581b3a.0 for ; Thu, 21 Mar 2024 04:17:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1711019849; x=1711624649; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=PEOq/9uGaHs+ORFcTWIE8PonAqZ/+6MtiDjpCwOLP68=; b=eTj+vDnqcfyxJazD3VvBXOZ4WzeJhszyhGVUdYhKsQoicQuJtbxcUqhCcNq+gFyW9Y Azwu9HKtz5GxvMJv7/031xCzGjoTjT0CL7hDX12YqvXYZ/Kiq0ehjz8YKn66CLVpn6hD vSdZOCf7JJKkDGTCRwoF7I8jWbU5n4eGcI6rb108cpj33uRil+cun+hdHuVaG3bXNk3Y kauccxubZmg+AsVzZOBHFr3zlmJqQwVABHSmPa+VBX57xY/yyXrF+yf4g1H9ksMAUiI+ 862cf65U11hR3BJ0DFpv0Qt6c6qDZKER7YeSVkltva0Ifn8rRwOXFOTVvzk5zzovvSsd 1SWg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1711019849; x=1711624649; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=PEOq/9uGaHs+ORFcTWIE8PonAqZ/+6MtiDjpCwOLP68=; b=JNpfWkgtWq2tw9+AlUxwkqoRtlxXb7H3UXtFvDHzIlw6sh7AL+nF1kgEElUiWPOQxD SvpQnLya6CHsb4hgWDiIo4OurlVRPxpF3UTFpX3IaqGSZPKZFb7bgQwsBqGfiZSRFD6o U3GAbzgg63r+Cpjtg3PYpkHtvxgVQXgtMlPD/UCfBjKwut7NsbQCM46qmRssAmJCgmk8 M4pQbLyYbMm5TEKBFkgUJJL/MSYbdlnFl3JNTdOHbpfgnIVCAR3sum8j75wLvSvjeXQh XswNHTwvZM5upzGi8lm8G5KlLFjoA4DoDINQZUcboE1CTSDoS7NYM3YRJ/+Wxj//9X/j 5jlQ== X-Gm-Message-State: AOJu0YyKdCUtr2ndoYfdNm723kRzCn4q5Ihg86jF1ZCD+p8cZ3B8NnHY 4CO/TjXcYdrwbmIe2tmWaNtMIvvmejxzYmyDILXnIf5/60QlvHlMYHIjcBMDcw== X-Google-Smtp-Source: AGHT+IGhrgPS65VX+UybTahtlEb+U5xWUT3BsBlb8cPBVFosXH0JpTMWNJ7+QB8rs/pAj8LyeDMPfQ== X-Received: by 2002:a05:6a00:6005:b0:6ea:7b38:a0fb with SMTP id fo5-20020a056a00600500b006ea7b38a0fbmr197330pfb.5.1711019848642; Thu, 21 Mar 2024 04:17:28 -0700 (PDT) Received: from [127.0.1.1] ([2409:40f4:102b:a64b:d832:a82a:837c:6d3]) by smtp.gmail.com with ESMTPSA id ka6-20020a056a00938600b006e7324d32bbsm5531120pfb.122.2024.03.21.04.17.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 21 Mar 2024 04:17:28 -0700 (PDT) From: Manivannan Sadhasivam Date: Thu, 21 Mar 2024 16:46:32 +0530 Subject: [PATCH v2 12/21] arm64: dts: qcom: qcs404: Add PCIe bridge node Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240321-pcie-qcom-bridge-dts-v2-12-1eb790c53e43@linaro.org> References: <20240321-pcie-qcom-bridge-dts-v2-0-1eb790c53e43@linaro.org> In-Reply-To: <20240321-pcie-qcom-bridge-dts-v2-0-1eb790c53e43@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , cros-qcom-dts-watchers@chromium.org, Rob Herring Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Manivannan Sadhasivam X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=860; i=manivannan.sadhasivam@linaro.org; h=from:subject:message-id; bh=mSUh4v/RL+IdcdrUbUoaHaEmfRRTCNfxUzTm6/jvZZY=; b=owEBbQGS/pANAwAKAVWfEeb+kc71AcsmYgBl/BcMPwjDgcilCW9SfEEA5N8VeskzXhjNJyVH0 EpmyskkUUiJATMEAAEKAB0WIQRnpUMqgUjL2KRYJ5dVnxHm/pHO9QUCZfwXDAAKCRBVnxHm/pHO 9YSYCACaW6BUhqx6O5wM3sKih7zJxA6F5kgvCYnX1NqLN3ek3PJt+GOBSxhtUk1jTwQIkC2hiL5 u5ymkY/HKbZkO/MSfGMNyb45QezG1wUInpRrbwreZ2EVPexgaCpXJRV1ZqQetVbdHcCEOuxDvM1 E9r0FmsufXiCeVDg7h18nuOuftiiK5xms0nbvc5mdfBk36zFgR4sNSmJ+qz2F1QlHB/7xj665Fd xZRvXgRZjQ3gdHyb7xlwPMM0JDskZ4xTt1ffw7/Um1LRIvfnSkGRCoHDeuuqh4l1ZLo3ESTqOHI PAsMtHtMW6m9Xwa6Wo5Ntss7Gfywv9yGZgHAaOfxLRHbBiYH X-Developer-Key: i=manivannan.sadhasivam@linaro.org; a=openpgp; fpr=C668AEC3C3188E4C611465E7488550E901166008 On Qcom SoCs, the PCIe host bridge is connected to a single PCIe bridge for each controller instance. Hence, add a node to represent the bridge. Signed-off-by: Manivannan Sadhasivam --- arch/arm64/boot/dts/qcom/qcs404.dtsi | 10 ++++++++++ 1 file changed, 10 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/qcs404.dtsi b/arch/arm64/boot/dts/qcom/qcs404.dtsi index a05d0234f7fc..ac451f378056 100644 --- a/arch/arm64/boot/dts/qcom/qcs404.dtsi +++ b/arch/arm64/boot/dts/qcom/qcs404.dtsi @@ -1516,6 +1516,16 @@ pcie: pcie@10000000 { phy-names = "pciephy"; status = "disabled"; + + pcie@0 { + device_type = "pci"; + reg = <0x0 0x0 0x0 0x0 0x0>; + bus-range = <0x01 0xff>; + + #address-cells = <3>; + #size-cells = <2>; + ranges; + }; }; };