From patchwork Thu Oct 6 12:46:27 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 613896 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 20910C4167D for ; Thu, 6 Oct 2022 12:47:11 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230326AbiJFMrJ (ORCPT ); Thu, 6 Oct 2022 08:47:09 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60182 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230305AbiJFMrI (ORCPT ); Thu, 6 Oct 2022 08:47:08 -0400 Received: from mail-lj1-x22c.google.com (mail-lj1-x22c.google.com [IPv6:2a00:1450:4864:20::22c]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id DC480A2851 for ; Thu, 6 Oct 2022 05:47:05 -0700 (PDT) Received: by mail-lj1-x22c.google.com with SMTP id x40so2078375ljq.9 for ; Thu, 06 Oct 2022 05:47:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date; bh=lYqcncrJGbkL6jJNc/7gkbAt6RxgsaRGH+e6gIoil6Q=; b=jInfbIis+0/Plbxq8DWB5tyedY1dj18BVfkLOvFFR+BcnIwZOJw+yF/oFQsL8U9ldD fDvPTbSnK5lXPZpho7zJE4/gwHyy3UNU2V7NoVFILRmYTxfyo9M5Zbhyk7S8W9QC3pfW L77PWWBWkg8ktJ7Zuro4zQWkL279t9IDzkMTDu0v8SnfRQKRziLHkt0Uk6UfrzhaE/at KuP985ZlxqYUfB3Ono7TaoLJA6yjW59WLkIFU/bG0Af3UqiQor5ETFLe9qU0A6rd47st 4MkcZtRjR1+r3GTPxgCjyNDgQ/5SaCLevs827WEYNtwWqVmoKS+dyjqYPJtv3iNjQzWQ IG0A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date; bh=lYqcncrJGbkL6jJNc/7gkbAt6RxgsaRGH+e6gIoil6Q=; b=OFNKFXVh0pdyYKAS+O1r1GhIz9mjXtMggFKvvMaXr6gc6p9waidxCevXl2obNXSxm1 5zt6A0IEc6F+PWR5jpFwk05/W6iY9lW6ELO8GdX6yIOGn4UO296lLr5gNqTCa6s7NU0J WtcGDwEk5f5N0ll5TSoT7aq1Zkeu0yvmdDNLh+Vhuh9UdqjIcezgtJ/2qdonDSck9S8k TjC1tIcHLYuLlUxegBzDXahEBRqmSciWe8m4JOLcayPjUhlWz8xvp17nUgkA1/BMSyNT F+91SPnpoXTykf3N8AzVWyScr8ziu5SaZogJUe8d32to3+caxM86w7Swk1jICjIbo8Hl MTOg== X-Gm-Message-State: ACrzQf2UeT39ShRvkC3cpcYpZeGJwHKAuhI7ZsV6oopydNYr4dXMKnxO uSHqUMeXKdn9/BuFNOTzihN3nA== X-Google-Smtp-Source: AMsMyM641PtxZ19qhIkegbvNbusVqmW4Jhv0x27WLe4MQHKy8CFGmbMeH2VEHImqofri8sPHw1dEDw== X-Received: by 2002:a2e:a58f:0:b0:26d:92d8:45f8 with SMTP id m15-20020a2ea58f000000b0026d92d845f8mr1782465ljp.366.1665060424219; Thu, 06 Oct 2022 05:47:04 -0700 (PDT) Received: from krzk-bin.. (78-11-189-27.static.ip.netia.com.pl. [78.11.189.27]) by smtp.gmail.com with ESMTPSA id br32-20020a056512402000b00497a3e2a191sm2687659lfb.112.2022.10.06.05.47.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 06 Oct 2022 05:47:03 -0700 (PDT) From: Krzysztof Kozlowski To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Stephan Gerhold , Shawn Guo , Vinod Koul , krishna Lanka , Sivaprakash Murugesan , linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Krzysztof Kozlowski Subject: [PATCH v4 02/34] arm64: dts: qcom: ipq6018: align TLMM pin configuration with DT schema Date: Thu, 6 Oct 2022 14:46:27 +0200 Message-Id: <20221006124659.217540-3-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221006124659.217540-1-krzysztof.kozlowski@linaro.org> References: <20221006124659.217540-1-krzysztof.kozlowski@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org DT schema expects TLMM pin configuration nodes to be named with '-state' suffix and their optional children with '-pins' suffix. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Bjorn Andersson Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/ipq6018-cp01-c1.dts | 4 ++-- arch/arm64/boot/dts/qcom/ipq6018.dtsi | 4 ++-- 2 files changed, 4 insertions(+), 4 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/ipq6018-cp01-c1.dts b/arch/arm64/boot/dts/qcom/ipq6018-cp01-c1.dts index 6a716c83e5f1..ec999f972360 100644 --- a/arch/arm64/boot/dts/qcom/ipq6018-cp01-c1.dts +++ b/arch/arm64/boot/dts/qcom/ipq6018-cp01-c1.dts @@ -51,13 +51,13 @@ flash@0 { }; &tlmm { - i2c_1_pins: i2c-1-pins { + i2c_1_pins: i2c-1-state { pins = "gpio42", "gpio43"; function = "blsp2_i2c"; drive-strength = <8>; }; - spi_0_pins: spi-0-pins { + spi_0_pins: spi-0-state { pins = "gpio38", "gpio39", "gpio40", "gpio41"; function = "blsp0_spi"; drive-strength = <8>; diff --git a/arch/arm64/boot/dts/qcom/ipq6018.dtsi b/arch/arm64/boot/dts/qcom/ipq6018.dtsi index a7c7ca980a71..9b9f778090e1 100644 --- a/arch/arm64/boot/dts/qcom/ipq6018.dtsi +++ b/arch/arm64/boot/dts/qcom/ipq6018.dtsi @@ -218,14 +218,14 @@ tlmm: pinctrl@1000000 { interrupt-controller; #interrupt-cells = <2>; - serial_3_pins: serial3-pinmux { + serial_3_pins: serial3-state { pins = "gpio44", "gpio45"; function = "blsp2_uart"; drive-strength = <8>; bias-pull-down; }; - qpic_pins: qpic-pins { + qpic_pins: qpic-state { pins = "gpio1", "gpio3", "gpio4", "gpio5", "gpio6", "gpio7", "gpio8", "gpio10", "gpio11",