From patchwork Tue Sep 27 17:37:01 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 609643 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 9671EC6FA83 for ; Tue, 27 Sep 2022 17:42:41 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233449AbiI0Rmk (ORCPT ); Tue, 27 Sep 2022 13:42:40 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45668 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233200AbiI0RmC (ORCPT ); Tue, 27 Sep 2022 13:42:02 -0400 Received: from mail-lj1-x22e.google.com (mail-lj1-x22e.google.com [IPv6:2a00:1450:4864:20::22e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 26CAF33345 for ; Tue, 27 Sep 2022 10:39:41 -0700 (PDT) Received: by mail-lj1-x22e.google.com with SMTP id a14so11721280ljj.8 for ; Tue, 27 Sep 2022 10:39:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date; bh=d1tmVRQxjIT1+LCWPv85FgiJzbUwILjqiWs/rdSbJ9E=; b=lClivy8s9Uco1i34MPyfMn8QLSq8GeARI17bmmojONEuM0ku0hhrTNWAPhkPO89nVa 2gFPvgjjoTvi7t8nAOX+eF9sIu5rjbxsPKZsYzq10P5nI76m3R2FS0k1lotfY0MdI14F nsVvT4FmNjFd6einqVNX6oWQb4KqnskJPKCdAI5URBlD9Ro2cSVYXrfbm1G+0tjMX6eX dWFATkqkWXITjvWt5L2guqkXJXoxeAjGGyqZgVyiTfhQaVQB5ZKHu8tIwZFgDVh8Gutf EYLsJppIuNpilDvkVmiWF53lwyn494HoEn6wQSBlqaTURTCAskHCwMEHbA7iQeVlDODc ZROw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date; bh=d1tmVRQxjIT1+LCWPv85FgiJzbUwILjqiWs/rdSbJ9E=; b=gZA3Qj1t4fIbJRyDfdO5jOh30AOzsijJm/r2Tux6xpfvwjA2TEh0aRo3Qdg7IcKDGy XPtj33/u3fBePXbJAMuJnX7ItE5SRwq4ZOSmZ97D/Wkj0wJ2xhqf9Pj13177tjVPuz/T SXVDIZPbGMVz0rFsbz+8FbaJdDdhVBH1hFwGge+XUJfcC1CQzoNa3X1eUPcPh1TeWwf7 5KULxqDmnHC+ZvwDbLqzLN5rWXjx3WhJ9vZmvZTpgWqva5nmh93q1UO4rN3uv2vBrJQl FPN7kJ43EwArkNcshqk29laMN7SKNpcMAqHyH5AEm/r4o0apmVvcfYatNKV7CATlzFOd 2Eog== X-Gm-Message-State: ACrzQf2Yl9bYnqfjNdwEqBwUJxmw73vUrSEYpbRsu+eXcCjEuJnxb6zL mZJgpC91pY0//y7idXVG1R5sUg== X-Google-Smtp-Source: AMsMyM7uf7nA6OaVSa7p48KHJN6B8M7+nlfK43EL4lt27axPia4L7tX0VuPtknL1X7ScuqIWpPwGSQ== X-Received: by 2002:a05:651c:1504:b0:26c:6331:3463 with SMTP id e4-20020a05651c150400b0026c63313463mr10482547ljf.30.1664300359678; Tue, 27 Sep 2022 10:39:19 -0700 (PDT) Received: from krzk-bin.. (78-11-189-27.static.ip.netia.com.pl. [78.11.189.27]) by smtp.gmail.com with ESMTPSA id q12-20020ac246ec000000b00498f570aef2sm218879lfo.209.2022.09.27.10.39.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 27 Sep 2022 10:39:17 -0700 (PDT) From: Krzysztof Kozlowski To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Stephan Gerhold , Shawn Guo , Vinod Koul , krishna Lanka , Sivaprakash Murugesan , linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Krzysztof Kozlowski Subject: [PATCH v3 33/34] dt-bindings: pinctrl: qcom, sc7280: fix matching pin config Date: Tue, 27 Sep 2022 19:37:01 +0200 Message-Id: <20220927173702.5200-34-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220927173702.5200-1-krzysztof.kozlowski@linaro.org> References: <20220927173702.5200-1-krzysztof.kozlowski@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org The TLMM pin controller follows generic pin-controller bindings, so should have subnodes with '-state' and '-pins'. Otherwise the subnodes (level one and two) are not properly matched. This method also unifies the bindings with other Qualcomm TLMM and LPASS pinctrl bindings. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Bjorn Andersson --- .../bindings/pinctrl/qcom,sc7280-pinctrl.yaml | 14 +++++++++++--- 1 file changed, 11 insertions(+), 3 deletions(-) diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,sc7280-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,sc7280-pinctrl.yaml index ad3496784678..4606ca980dc4 100644 --- a/Documentation/devicetree/bindings/pinctrl/qcom,sc7280-pinctrl.yaml +++ b/Documentation/devicetree/bindings/pinctrl/qcom,sc7280-pinctrl.yaml @@ -47,9 +47,17 @@ properties: wakeup-parent: true -#PIN CONFIGURATION NODES patternProperties: - '-pins$': + "-state$": + oneOf: + - $ref: "#/$defs/qcom-sc7280-tlmm-state" + - patternProperties: + "-pins$": + $ref: "#/$defs/qcom-sc7280-tlmm-state" + additionalProperties: false + +$defs: + qcom-sc7280-tlmm-state: type: object description: Pinctrl node's client devices use subnodes for desired pin configuration. @@ -162,7 +170,7 @@ examples: gpio-ranges = <&tlmm 0 0 175>; wakeup-parent = <&pdc>; - qup_uart5_default: qup-uart5-pins { + qup_uart5_default: qup-uart5-state { pins = "gpio46", "gpio47"; function = "qup13"; drive-strength = <2>;