From patchwork Fri Jun 24 11:59:17 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Vladimir Zapolskiy X-Patchwork-Id: 584926 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 96A4CCCA481 for ; Fri, 24 Jun 2022 11:59:46 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230008AbiFXL7p (ORCPT ); Fri, 24 Jun 2022 07:59:45 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48436 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229778AbiFXL7o (ORCPT ); Fri, 24 Jun 2022 07:59:44 -0400 Received: from mail-lf1-x136.google.com (mail-lf1-x136.google.com [IPv6:2a00:1450:4864:20::136]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 08563766B6 for ; Fri, 24 Jun 2022 04:59:42 -0700 (PDT) Received: by mail-lf1-x136.google.com with SMTP id i18so4062985lfu.8 for ; Fri, 24 Jun 2022 04:59:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=WifiVvyZtAR2ko3JP+VP7s2Sac2A/gN4u/xAeTXeaMw=; b=wlVglKYrgZrAvKJjmGCbSu/HRskm/F+NaTwQ3Gp+RNgV0wLPuqsQ7PP0wXAR457PLq Ui6Rhurz4pXGfZDdFIFusovm4rwmtjsrEc8p6deQ+xyardJN9SkwRSB5YnKlWGh+lK/H 7PjdEPJyOyjXH/hsE5ALVHI65xsjAhVzjbH/6ztxiYMml2psKh+Uz42xYVNMjUGCuozB R5EbVxd3BGiq+hZd7nWtLX15sMfDOT4yvRejoD+FxoSNzCx1iyjdZQisiU+AUIa0H4/1 jRDh2B0+SO83eVRdcmJ5ggNdgk62JjByfg+s5UMFOV8wFpgwDojcglu/5I0IMLMn4pW2 L0Vg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=WifiVvyZtAR2ko3JP+VP7s2Sac2A/gN4u/xAeTXeaMw=; b=sheO50I97G+AsuNr8lHOnnfLjK6SCeMw8hfajr0tZPDJ3FXcbUihTGPbitrPxRYP1h Gntd1lxXlrNgpe0M27Tk5YiE4JwCiUTYdnnxI/HUN5H4lVFjed/cd3wR4K/qM2H7UJb4 wfMlicK4gYjqIwe8/KRH63rG0yTcT1ezG0yxZ3vEPIPSn5FSJRaw0zy1a6wuXH0kdEY+ UG9z5I5XkqpkV/Bs2tFxLbA59ohmzlPYQYCRWNhqks5eThmjL94W7e8ZPr6OWnHLUfxt Ive7S2AJGQ/d2UYLt5E44WKbOk8pWjVUNK2Dywcyi8ookUja7azYlSx6/NY1Fgq9cpQz cPKw== X-Gm-Message-State: AJIora+OeJQ0yyk3KTEfs6xAEFYCuxV42nlPcsOXEjea8UAMzLdKY/TQ tHoiDs5/dMkxU5/OVMFhA7D60Q== X-Google-Smtp-Source: AGRyM1updTHUqWz+9wHIelEj6dA15WFrLNPp0rFYLDsjWWb1rrYtHN5+4h06NCxbLvy42pPVDEgrNg== X-Received: by 2002:a19:771d:0:b0:47f:95ef:1d66 with SMTP id s29-20020a19771d000000b0047f95ef1d66mr8715093lfc.590.1656071980346; Fri, 24 Jun 2022 04:59:40 -0700 (PDT) Received: from localhost.localdomain (88-112-131-206.elisa-laajakaista.fi. [88.112.131.206]) by smtp.gmail.com with ESMTPSA id w10-20020a2e9bca000000b0025a65ed7aa4sm262345ljj.51.2022.06.24.04.59.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 24 Jun 2022 04:59:40 -0700 (PDT) From: Vladimir Zapolskiy To: Bjorn Andersson Cc: Andy Gross , Rob Herring , Stephen Boyd , Michael Turquette , devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org Subject: [PATCH v8 2/7] arm64: dts: qcom: sm8450: Add description of camera clock controller Date: Fri, 24 Jun 2022 14:59:17 +0300 Message-Id: <20220624115917.2524868-3-vladimir.zapolskiy@linaro.org> X-Mailer: git-send-email 2.33.0 In-Reply-To: <20220624115917.2524868-1-vladimir.zapolskiy@linaro.org> References: <20220624115917.2524868-1-vladimir.zapolskiy@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Add description of QCOM SM8450 camera clock controller. Signed-off-by: Vladimir Zapolskiy --- Changes from v7 to v8: * rebased on top of v5.19-rc2, * minor improvement to the commit message. Changes from v6 to v7: * rebased on top of v5.19-rc1. Changes from v5 to v6: * rebased on top of linux-next. Changes from v3 to v5: * none. Changes from v2 to v3: * account a renamed header file. Changes from v1 to v2: * disabled camcc device tree node by default. arch/arm64/boot/dts/qcom/sm8450.dtsi | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8450.dtsi b/arch/arm64/boot/dts/qcom/sm8450.dtsi index 7d08fad76371..fad813a21df5 100644 --- a/arch/arm64/boot/dts/qcom/sm8450.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8450.dtsi @@ -6,6 +6,7 @@ #include #include #include +#include #include #include #include @@ -2288,6 +2289,25 @@ IPCC_MPROC_SIGNAL_GLINK_QMP }; }; + camcc: clock-controller@ade0000 { + compatible = "qcom,sm8450-camcc"; + reg = <0 0x0ade0000 0 0x20000>; + status = "disabled"; + clocks = <&gcc GCC_CAMERA_AHB_CLK>, + <&rpmhcc RPMH_CXO_CLK>, + <&rpmhcc RPMH_CXO_CLK_A>, + <&sleep_clk>; + clock-names = "iface", + "bi_tcxo", + "bi_tcxo_ao", + "sleep_clk"; + power-domains = <&rpmhpd SM8450_MMCX>; + required-opps = <&rpmhpd_opp_low_svs>; + #clock-cells = <1>; + #reset-cells = <1>; + #power-domain-cells = <1>; + }; + pdc: interrupt-controller@b220000 { compatible = "qcom,sm8450-pdc", "qcom,pdc"; reg = <0 0x0b220000 0 0x30000>, <0 0x174000f0 0 0x64>;