From patchwork Sun Sep 19 02:33:07 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Shawn Guo X-Patchwork-Id: 514286 Delivered-To: patch@linaro.org Received: by 2002:a02:c816:0:0:0:0:0 with SMTP id p22csp903563jao; Sat, 18 Sep 2021 19:33:57 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz8I1ObGGThCGnQ5loZ1Dqyh9cSoAHXKCmuTtGMJh8nVuM9Joe2Wbo3kkZuJiXqcViO4n21 X-Received: by 2002:a05:6402:17d5:: with SMTP id s21mr21751314edy.377.1632018837068; Sat, 18 Sep 2021 19:33:57 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1632018837; cv=none; d=google.com; s=arc-20160816; b=WISAZowPm1JZJiPtPgdpz9ZkrKheccRXHj/MO9pTr/JbvmwxtMOty5OHanDJ3womir It36xal/KaAXU6L7a8Z/nOoGeAGJWQOHB1caIrEB0l0AQzPtSAInxyUtpzGcclVZB4oE TuefXiGkW8muRRuaLazs+B+E4nJFVUG32wdpixtRD4MMz4Jr51SFMfucRQeUb7ZnY8WV iHeUqglhD5thrWNZcuV9bN3EU6W8/HDdrhvViFgGnxZwsq+gCkciWJPm0KbwrNtXbrGX kFVLZLFayY3TMClHac+ex4Wce0+a/O9G5BdqrpaFdQwMxTla2D8MXTQmQUafT742mCvN 6rCA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:dkim-signature; bh=a4c6z0cG19n6c2Zm1N/qnshB5WpgXDQ8GkP6YBttexA=; b=R7ToSHDSzKGznD6z1NoZwdR/aaJxIdMysEZx8oNqGGJJMxGLCxRf+8o2m43lkKw7WZ 4BTbYsGQdZKeT69TP2ClrQOhSKiODDFraL8rQ5vvt1IPNcgR5TzXDVdowq7VgF9irUH3 zR5lEB+1kg+QqViDeRafvD8kqXW2nM0NK/RW16fk6wafeNpxFFW7f8wstTa6gX8uJLtQ 8awWxl4e+IzjUH/9RbAF9p2n501+0GrsPAfQdTSKV4jTgTXuaCJszV9Pqy1q0Hxo2XYP Zjhj8Mu65rn8va7sNxo23NVS8ylYATrSDbz4kIElzvz8EjTmAzvYzOEkKwglSJWeBg9h ZNDg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=S5ZRZdGm; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id p19si13402768ejn.277.2021.09.18.19.33.56; Sat, 18 Sep 2021 19:33:57 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=S5ZRZdGm; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235426AbhISCfR (ORCPT + 17 others); Sat, 18 Sep 2021 22:35:17 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59810 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235189AbhISCfQ (ORCPT ); Sat, 18 Sep 2021 22:35:16 -0400 Received: from mail-pl1-x62b.google.com (mail-pl1-x62b.google.com [IPv6:2607:f8b0:4864:20::62b]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 39F98C061757 for ; Sat, 18 Sep 2021 19:33:52 -0700 (PDT) Received: by mail-pl1-x62b.google.com with SMTP id v2so8772630plp.8 for ; Sat, 18 Sep 2021 19:33:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=a4c6z0cG19n6c2Zm1N/qnshB5WpgXDQ8GkP6YBttexA=; b=S5ZRZdGmMq/mZyEyQeQ5mZn5wHfIRJ5rpEMLrY9lX4OYgULXmMb1lUeNY3x12eRSry hwgJowVIBbKjmj4PbzBAbBX8SR10kCU6UiPUrm4AhmnIXkCIFdzBQg0tF8Vlh80GZzAu cIT/EAeW2M6lqU7kFlsAU2IM6RQIZnnObpi3ywrNUTAlGExFbYzC7gwmLBXBnrBp7t3I yUfeF73PNJrKwE4smMIBkjqDJvb7Tjmxy5/08LW3QHeO+cAiFA1ST5eAIpyvxLE9UVGf qXSJhGbQagZpjvH4ozyQgA4bv/BlduQlbKZZgmzdEQcG5r6WCifPG6DrHRqHlmGu2oB8 aztQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=a4c6z0cG19n6c2Zm1N/qnshB5WpgXDQ8GkP6YBttexA=; b=6oBR9g5DDjl8OUeoLyk7SDKPw0nxhiTcNyXTYfFIoovGUoFyvpjzPqFEIAFBhKhWwP U+ewx/u0emp78LFitEiYRy2j2icZKQhhOhlJ+41rAaLPSiW8pbld2M0kvXn4vEvXedIe +20EXl2KEeIUQdXup3Row9HikqEPrQQzyD/aU12/SlJWJbpKn8WOuwk9y+JvcTyjsuNa I3VJ5XfMUiAqPJqQbZVj4FJfm0fg57Cg2ky5Im7ugMTCBcGtiTKSTNF9ntkS3vjfnM5Q PgYl2V0PKM8MHTT9+epdM5R/eaS5GrfzqqOlbD4CV/3i5N1xDqf2a8A+j2t2AKOGSUjc ENrA== X-Gm-Message-State: AOAM5306IfvbNqcQZhdSVIB4Xl5SkBIhUgnBSpXt/UrJrM+qJTeIA3Oy Ll5Ymv559fOBPzVUdGoBctRUYRk6wuJx7g== X-Received: by 2002:a17:902:ce83:b0:13b:67d5:2c4e with SMTP id f3-20020a170902ce8300b0013b67d52c4emr16697787plg.45.1632018831749; Sat, 18 Sep 2021 19:33:51 -0700 (PDT) Received: from localhost.localdomain (80.251.214.228.16clouds.com. [80.251.214.228]) by smtp.gmail.com with ESMTPSA id t13sm9316687pjg.25.2021.09.18.19.33.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 18 Sep 2021 19:33:51 -0700 (PDT) From: Shawn Guo To: Stephen Boyd Cc: Rob Herring , Bjorn Andersson , Loic Poulain , devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, Shawn Guo Subject: [PATCH v3 1/2] dt-bindings: clk: qcom: Add QCM2290 Global Clock Controller bindings Date: Sun, 19 Sep 2021 10:33:07 +0800 Message-Id: <20210919023308.24498-2-shawn.guo@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210919023308.24498-1-shawn.guo@linaro.org> References: <20210919023308.24498-1-shawn.guo@linaro.org> Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org It adds device tree bindings for QCM2290 Global Clock Controller. Signed-off-by: Shawn Guo --- .../bindings/clock/qcom,gcc-qcm2290.yaml | 72 +++++++++++++++++++ 1 file changed, 72 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/qcom,gcc-qcm2290.yaml -- 2.17.1 Reviewed-by: Rob Herring diff --git a/Documentation/devicetree/bindings/clock/qcom,gcc-qcm2290.yaml b/Documentation/devicetree/bindings/clock/qcom,gcc-qcm2290.yaml new file mode 100644 index 000000000000..5de9c8263138 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/qcom,gcc-qcm2290.yaml @@ -0,0 +1,72 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/qcom,gcc-qcm2290.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Global Clock & Reset Controller Binding for QCM2290 + +maintainers: + - Shawn Guo + +description: | + Qualcomm global clock control module which supports the clocks, resets + and power domains on QCM2290. + + See also: + - dt-bindings/clock/qcom,gcc-qcm2290.h + +properties: + compatible: + const: qcom,gcc-qcm2290 + + clocks: + items: + - description: Board XO source + - description: Sleep clock source + + clock-names: + items: + - const: bi_tcxo + - const: sleep_clk + + '#clock-cells': + const: 1 + + '#reset-cells': + const: 1 + + '#power-domain-cells': + const: 1 + + reg: + maxItems: 1 + + protected-clocks: + description: + Protected clock specifier list as per common clock binding. + +required: + - compatible + - clocks + - clock-names + - reg + - '#clock-cells' + - '#reset-cells' + - '#power-domain-cells' + +additionalProperties: false + +examples: + - | + #include + clock-controller@1400000 { + compatible = "qcom,gcc-qcm2290"; + reg = <0x01400000 0x1f0000>; + #clock-cells = <1>; + #reset-cells = <1>; + #power-domain-cells = <1>; + clock-names = "bi_tcxo", "sleep_clk"; + clocks = <&rpmcc RPM_SMD_XO_CLK_SRC>, <&sleep_clk>; + }; +...