From patchwork Thu Jun 24 11:58:12 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Thara Gopinath X-Patchwork-Id: 466344 Delivered-To: patch@linaro.org Received: by 2002:a02:c94a:0:0:0:0:0 with SMTP id u10csp382290jao; Thu, 24 Jun 2021 04:58:24 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyncNj6p5z+TX14/x5Z15nUdfKTqMXh3ioCkGx2Z0gTnKhYmYrWABAnH7DgiulwHozT5Z9F X-Received: by 2002:a17:906:c010:: with SMTP id e16mr4938603ejz.214.1624535904224; Thu, 24 Jun 2021 04:58:24 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1624535904; cv=none; d=google.com; s=arc-20160816; b=brRjRIN1QU0Cvdse0vlidH4TMCJIjv1mAerrTBdZOppz2y9xes0/5MIP8mDOBWNsHk 0l4H1fcXv6Q8gc3ddZ/2rsOzvjGVosOQuxaFPTklmKhXiVBR2BaCBY4eV9IU414vI7q1 xYChy6zDe03xNCgdltYelxUqJ6EOWJrF+D5Rf/A+1E4cJapGZA846d5En1I8XBSO0UnT SJhPTM8V1NZTI6iufypqNiGuIW6dwKnftO9DeYq6LTxawUnjaTaCT8VUIP8+ZWpME/yr Y9PQHOzBRdBWEoBe+qsYzjB5J5l122Iab+ThaNxSbzoeetz6yaXd2149ciS4R4OVQhBF EVxQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=rTRpC3uiw6MTlkqKW4TuhPSIXQr7Qt2j6LLeuz0vTvI=; b=jU81VD8cO+66mtLez751TUe7tL+eEAb7iMBBsiuG/ypbSK5sh1BPyn6KI6eMIrs1WR 2RBF8E5zrtGUgVrvb8hUpi1OqEFXvyiSn8UGMMOGZ+zLbQ6V+/BihgFT6JHswdenAlQD U9iZmX+nHIh6+Ux7gc0cAyDH1qFGxPzE9gPjnqEv6bslNmBJMJCEYzLa0QYDHObpjcF5 fyIal32auD6G7c36pOi8PtqdIBqYkGOKqZdKxnJj96R3vr+3slFw74Z7N9xiY+RyFRje i0F4Ns9xoCuhJa2QJlAJ1kF6RRIh8Kn1x7kHvbxz2oPdFkTLUMNx7ys3+leyJS5iPz+s Xd8A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=tAbvLt9L; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id j12si2600954ejj.20.2021.06.24.04.58.24; Thu, 24 Jun 2021 04:58:24 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=tAbvLt9L; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231153AbhFXMAk (ORCPT + 17 others); Thu, 24 Jun 2021 08:00:40 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37732 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230515AbhFXMAj (ORCPT ); Thu, 24 Jun 2021 08:00:39 -0400 Received: from mail-qt1-x833.google.com (mail-qt1-x833.google.com [IPv6:2607:f8b0:4864:20::833]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A6F67C0617A6 for ; Thu, 24 Jun 2021 04:58:19 -0700 (PDT) Received: by mail-qt1-x833.google.com with SMTP id d5so4561483qtd.5 for ; Thu, 24 Jun 2021 04:58:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=rTRpC3uiw6MTlkqKW4TuhPSIXQr7Qt2j6LLeuz0vTvI=; b=tAbvLt9LtHb7XwdRozCDlbcHWH2wttPU6nspU3PwwNc/jYTRePpMvvJogDJS2ab3tN p2q8QBJZA1E4k22f8z9THTkmEmOEcSv+8+d9avxN8uAG8ELdgDsFpr0WrakxDW+Key/B nTzU73bNNpXd+IdPparXlw1MGzSOfDjIMZVGDEFCv4k5o2HmeqMUwqbq62elH9znRyy3 3NeS8gCqVLQ9RBd3uxlHF7mtwQ6VWyAxjAt7tDG6mvDcoPS6YXqb0VfbVnWmNqVvztil WxChLrlGGbJgDV0H2C84DBAxj5VyABESx482rju3rorLLsU0WgX8hUyMEy+Q+dWpblhJ fl3g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=rTRpC3uiw6MTlkqKW4TuhPSIXQr7Qt2j6LLeuz0vTvI=; b=lqp/yb7zdYtkRcfse84JQnn3+J54BIx8Ooalc7T6jEnN6wYvCS63WWZ/MitD0v1T3x whATLvmBpupPpOESJrWQMwZ/f5/cTdL2V3l4bgvQP9PAWDvY+pirarHA1Fh2XOQHU36m /9Nsvw4TFSpVgmcMAdRZTM5HHZDnyF2kQAc5E6Pe5dHQjUb7AcTNdvna/j1NO73lH/QI C3L+vYkxtIDUVc2I1ed/1OxijvJiLqKbRlWi8aPcYO0PjKHbWiFcuTIHgQC00C9daJxX 76VQjm7ptb+gEcQgmDxuqmVNz71VmPuXhv0wzc1rGSLDHwPfEUJLJR0M0/ZBiPQxCYs8 3lHA== X-Gm-Message-State: AOAM532G/eTaYHNmskRcrUo7HMK3yichhEx7AhWR3GnWn0VewwlrrK5p JufxiRSCXq1SZNafImX9xwbD3A== X-Received: by 2002:ac8:59d4:: with SMTP id f20mr4359824qtf.189.1624535898877; Thu, 24 Jun 2021 04:58:18 -0700 (PDT) Received: from pop-os.fios-router.home (pool-71-163-245-5.washdc.fios.verizon.net. [71.163.245.5]) by smtp.googlemail.com with ESMTPSA id w3sm2287173qkp.55.2021.06.24.04.58.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 24 Jun 2021 04:58:18 -0700 (PDT) From: Thara Gopinath To: agross@kernel.org, bjorn.andersson@linaro.org, rui.zhang@intel.com, daniel.lezcano@linaro.org, viresh.kumar@linaro.org, rjw@rjwysocki.net, robh+dt@kernel.org Cc: linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Subject: [Patch v2 4/5] arm64: boot: dts: qcom: sdm45: Add support for LMh node Date: Thu, 24 Jun 2021 07:58:12 -0400 Message-Id: <20210624115813.3613290-5-thara.gopinath@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210624115813.3613290-1-thara.gopinath@linaro.org> References: <20210624115813.3613290-1-thara.gopinath@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Add LMh nodes for cpu cluster0 and cpu cluster1. Also add interrupt support in cpufreq node to capture the LMh interrupt and let the scheduler know of the max frequency throttling. Signed-off-by: Thara Gopinath --- v1->v2: - Dropped dt property qcom,support-lmh as per Bjorn's review comments. - Changed lmh compatible from generic to platform specific. - Introduced properties specifying arm, low and high temp thresholds for LMh as per Daniel's suggestion. arch/arm64/boot/dts/qcom/sdm845.dtsi | 26 ++++++++++++++++++++++++++ 1 file changed, 26 insertions(+) -- 2.25.1 diff --git a/arch/arm64/boot/dts/qcom/sdm845.dtsi b/arch/arm64/boot/dts/qcom/sdm845.dtsi index 0a86fe71a66d..202fec09becd 100644 --- a/arch/arm64/boot/dts/qcom/sdm845.dtsi +++ b/arch/arm64/boot/dts/qcom/sdm845.dtsi @@ -3646,6 +3646,30 @@ swm: swm@c85 { }; }; + lmh_cluster1: lmh@17d70800 { + compatible = "qcom,sdm845-lmh"; + reg = <0 0x17d70800 0 0x401>; + interrupts = ; + qcom,lmh-cpu-id = <0x4>; + qcom,lmh-temperature-arm = <65000>; + qcom,lmh-temperature-low = <74500>; + qcom,lmh-temperature-high = <75000>; + interrupt-controller; + #interrupt-cells = <1>; + }; + + lmh_cluster0: lmh@17d78800 { + compatible = "qcom,sdm845-lmh"; + reg = <0 0x17d78800 0 0x401>; + interrupts = ; + qcom,lmh-cpu-id = <0x0>; + qcom,lmh-temperature-arm = <65000>; + qcom,lmh-temperature-low = <74500>; + qcom,lmh-temperature-high = <75000>; + interrupt-controller; + #interrupt-cells = <1>; + }; + sound: sound { }; @@ -4911,6 +4935,8 @@ cpufreq_hw: cpufreq@17d43000 { reg = <0 0x17d43000 0 0x1400>, <0 0x17d45800 0 0x1400>; reg-names = "freq-domain0", "freq-domain1"; + interrupts-extended = <&lmh_cluster0 0>, <&lmh_cluster1 0>; + clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GPLL0>; clock-names = "xo", "alternate";