From patchwork Tue May 11 04:20:42 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bjorn Andersson X-Patchwork-Id: 434150 Delivered-To: patch@linaro.org Received: by 2002:a02:c901:0:0:0:0:0 with SMTP id t1csp3460779jao; Mon, 10 May 2021 21:21:01 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzyGrEs2N1WIWULBbFABglZmFejYXhTuC/hxu7IBFwdMFkM4MBMMRbtxXY11EWAwkFvF8ur X-Received: by 2002:a17:907:1c15:: with SMTP id nc21mr29887322ejc.49.1620706861738; Mon, 10 May 2021 21:21:01 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1620706861; cv=none; d=google.com; s=arc-20160816; b=Sv0UUAGz/P6xvLGL33ZpPfIQEhnihk6ZyUof3kPCs4yFvE7ySjNm7BZSozq/aWhIAD MeXzgJB3iWuMDDhA+s34h12sBYW5QEHar9Ogg2pisAlVujH5YWOFWTmAfrqHoYkeOTyB VmYh3SfyGaRNIirkhpCG1rcyeQlSV2TmQAetpgG8GmMzhT4Jv0xh9iaiv3Mhz/i/VbcW EGvu4+GfkPONVHZ3FaT9L6JnSpWf6vdhdqkYS5fN6yltpLdd29A42ZDS3yfnMNWfICjd xHUr7wFrYFlG8VK7j7YCzftX9f735tp9Jl+gHelS1Gzh4rJb+TtenKPNzHS29cOLJyj6 eyqg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=Fq9YiG4i+9Hg/626b2mYGf1Zeeqbbz7nhqruiypzKLM=; b=XRGOk3+4CwMYXQjVNqnvBQlTtbVs1kFoti+xMfbUNs312lrkXpmGVaapYM4jPKe71Q 0tgv4xF2SIeHHWfEYTjaempgGy8GTfljX3jkP9gdSd2w/+N//gi6WaMOZOwStQduhFzQ wlhPcBN7hcJGvwFcFHfx1DDmF4MGy8Owov/v0mtkVSQoisOePa7lUM9yuyZjZfP7OP/e ZMIDZci8axaUEcRqpdSWMVklOHUn/FBWQbsGk5Ngk+PMUojFlAEDQfFt12fS6+sQX/6h HORDRC1QjvvJ9tVPSXdto8274hUGB2hY8cKf8l+yEPlZRnJPZsIFFh5TieZEzLrqHYkA 5dMQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="r/vp57WL"; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id ds10si19242517ejc.709.2021.05.10.21.21.01; Mon, 10 May 2021 21:21:01 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="r/vp57WL"; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230387AbhEKEWG (ORCPT + 17 others); Tue, 11 May 2021 00:22:06 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52766 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230386AbhEKEWF (ORCPT ); Tue, 11 May 2021 00:22:05 -0400 Received: from mail-oo1-xc2a.google.com (mail-oo1-xc2a.google.com [IPv6:2607:f8b0:4864:20::c2a]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7D1A1C06175F for ; Mon, 10 May 2021 21:20:59 -0700 (PDT) Received: by mail-oo1-xc2a.google.com with SMTP id t17-20020a4a3e110000b02901fab2f46a48so3948802oot.6 for ; Mon, 10 May 2021 21:20:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=Fq9YiG4i+9Hg/626b2mYGf1Zeeqbbz7nhqruiypzKLM=; b=r/vp57WL04V0/z3ZbLOXmSODOaboMQD6mvsfrkIp8O5AOIFj+JAAAxETVVbPZRMoZD 1BK8aLg1OtWzGA/TowHkOLnq/6mOR01C5u5fB5TYjNAdZY9ODcbQZC5ze3/zFrTRvoRd PD5Cf9sL1RwI/sSjlIQa6rRgsJPzoGNwXaXovRhNIn2sq1w1ZlD9WLKdqykwyr1oFs8U qbuNw5L6oRRlctHDuAvzHjGB3/uxMIZFXhxU3QuKcCBwsQmhMGdnrGzUjQbGW9h8tlmZ 4oujK0m6oFrRrWtAzjq6oCrMaTLL0bclq2NGugNLVSiFUO0IX5EyYORyBf8212yHg+oB VW2A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Fq9YiG4i+9Hg/626b2mYGf1Zeeqbbz7nhqruiypzKLM=; b=X1JqwItqHc7+X21ufGIZhEfhfXk1XJcBJPDbdA4fIWQkz6JAw7Ciwp4dOMQMFXBhH6 r3QUMLurcSsbRzI62oy9rV1qujlWJwYedK218GBx0nR3oFJxoiYW1Y+51Wq6zIpNYkMg gdr5c4jsU2nhYewzx8n+7cOuXLL8NOpBUywrQ5n8OGKV6FG7X9BuWg1LNU7eo4cHCUU6 DKkJJkO2RFaMi/Cr1e6EuxzQI7LlmXRD97TIDL54g0M2GUk95NiUC5t04C7o5d/blHBE /NpTysz3wqee8n6e43TSWZI8Glmz9LKmlQyVbE2+jCKx49kt0fqQ2lUqQ4LMqV/ROru2 Ua8w== X-Gm-Message-State: AOAM531pRMFbPqTkdzuT7Ui9rnVyoF1KhokWYJh+YyGSh5/Ae8Pmgtvu 9JmCpaDRnf73TTRlinIHXeqX7Q== X-Received: by 2002:a4a:e385:: with SMTP id l5mr21768512oov.48.1620706858691; Mon, 10 May 2021 21:20:58 -0700 (PDT) Received: from localhost.localdomain ([2607:fb90:e623:42c1:10df:adff:fec2:f1d]) by smtp.gmail.com with ESMTPSA id r124sm3042294oig.38.2021.05.10.21.20.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 10 May 2021 21:20:58 -0700 (PDT) From: Bjorn Andersson To: Rob Clark , Sean Paul , David Airlie , Daniel Vetter , Stephen Boyd , sbillaka@codeaurora.org Cc: Tanmay Shah , Chandan Uddaraju , Abhinav Kumar , Dmitry Baryshkov , linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org Subject: [PATCH 3/4] drm/msm/dp: Initialize the INTF_CONFIG register Date: Mon, 10 May 2021 23:20:42 -0500 Message-Id: <20210511042043.592802-4-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.31.1 In-Reply-To: <20210511042043.592802-1-bjorn.andersson@linaro.org> References: <20210511042043.592802-1-bjorn.andersson@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Some bootloaders set the widebus enable bit in the INTF_CONFIG register, but configuration of widebus isn't yet supported ensure that the register has a known value, with widebus disabled. Fixes: c943b4948b58 ("drm/msm/dp: add displayPort driver support") Signed-off-by: Bjorn Andersson --- drivers/gpu/drm/msm/dp/dp_catalog.c | 1 + 1 file changed, 1 insertion(+) -- 2.29.2 Reviewed-by: Abhinav Kumar diff --git a/drivers/gpu/drm/msm/dp/dp_catalog.c b/drivers/gpu/drm/msm/dp/dp_catalog.c index a0449a2867e4..e3996eef5518 100644 --- a/drivers/gpu/drm/msm/dp/dp_catalog.c +++ b/drivers/gpu/drm/msm/dp/dp_catalog.c @@ -707,6 +707,7 @@ int dp_catalog_panel_timing_cfg(struct dp_catalog *dp_catalog) dp_write_link(catalog, REG_DP_HSYNC_VSYNC_WIDTH_POLARITY, dp_catalog->width_blanking); dp_write_link(catalog, REG_DP_ACTIVE_HOR_VER, dp_catalog->dp_active); + dp_write_p0(catalog, MMSS_DP_INTF_CONFIG, 0); return 0; }