From patchwork Thu Apr 8 17:04:43 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 417451 Delivered-To: patch@linaro.org Received: by 2002:a02:8562:0:0:0:0:0 with SMTP id g89csp793813jai; Thu, 8 Apr 2021 10:05:15 -0700 (PDT) X-Google-Smtp-Source: ABdhPJziiv52OSxIV0zYYePXzChu9Xc6jvAVbmdNWQUo0cQzQxv4qe8aWzjHsZ8c9lPH36JSFMSO X-Received: by 2002:a17:906:c301:: with SMTP id s1mr11472616ejz.382.1617901515226; Thu, 08 Apr 2021 10:05:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1617901515; cv=none; d=google.com; s=arc-20160816; b=kaAlIqgcFEZylIHqtNZdcImDIGMFjWrM/FZsokVA3ub0tZ5WEh+BCBNcTYPlawVV2F tIURY0gfleuUUdBQaqS7E8nlMsFoFLpdWk6CkG4A8NsWwM/xGXpRQGgjM55qw69XEK7B WSurJHXU6MC6I368BYubFzji8fSdgT1hOuxl/hGP18hPPzsqjb1uVRP/A3R5zDMtEeNj is5qFGJuw9Hjyz5114WKmySJnIltPtIRlL36PqHDn9NxO3/xgt7IbWqKhIZHqESAK+rx ZaLxfM3Efeo0n9F9CbK1FgcgBp1yRFnURpXmfM+hKZagbSeITd9awEWnggZ0nft3nOWS tayQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=YVSTC6W3nYNbVnRN/o2kL063WCTg1tq+1lBFNgsIUgY=; b=JiGVitX8BlzzVzt/q3WTJfQOopA0Vn9Job7obr2N8UebP6KVolNEnVNdtLtKJqRqV3 dsDoUPqlKR7aJy4uJbz+M/KG1T63rrMZqLo/qtqLityOmQm/Mclp26x1CYcxUL7ZGf5Z bgMDJD+AazJ7pPoCgKZRSoxghU17q/J2XxP1EDDOpTzOhVQU8K/6T30De6MG/buUKCmh BHdIcXumrdQ8XobU4khrs66wUitINUCfo/sZiNwVqtb88+X4O2KoA0wWGlbvr51ghVST go3z+bwXTPqzUjAAXI6LJ29KUeTK5410/BEB6u/Lgcoya6jOtwW9tCmBKsi3nYS4speC WB9g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=GGcKuVYt; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id g20si3555edt.518.2021.04.08.10.05.15; Thu, 08 Apr 2021 10:05:15 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=GGcKuVYt; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231480AbhDHRFZ (ORCPT + 16 others); Thu, 8 Apr 2021 13:05:25 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58442 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232374AbhDHRFX (ORCPT ); Thu, 8 Apr 2021 13:05:23 -0400 Received: from mail-pj1-x102a.google.com (mail-pj1-x102a.google.com [IPv6:2607:f8b0:4864:20::102a]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9582FC061761 for ; Thu, 8 Apr 2021 10:05:12 -0700 (PDT) Received: by mail-pj1-x102a.google.com with SMTP id f2-20020a17090a4a82b02900c67bf8dc69so3555156pjh.1 for ; Thu, 08 Apr 2021 10:05:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=YVSTC6W3nYNbVnRN/o2kL063WCTg1tq+1lBFNgsIUgY=; b=GGcKuVYtePPs1oM61Be9wT9PB7rzBj7U94IBZoAi6I0/mLXLnvL/Ize15ocAsJhtct cExFyMb82+H/EDGsPPSZFRS6AM+/xbT0j0aleMEvZBEJpHb/sPk/Q2EHN+u4MxHDjBrG kaTRDa1uWHvM9yGj9Bb9DbAXctPwiKZBQrMP1W4yJqVXaIzG8CTDiJMSKInW2ppBaZ12 bnUWK9zUDDLejBPTtz/Nfvvq+8L2LkWKkaXnQhg3tPYuc/dWw7tSemliIZPykK/o3Je7 BMLgu68YK+a0wrxwfVM76KB2duFAFV/2m/bXD/g81BzcHOZJvz0R4GwxO6Ffe0U4Fwfm Pr7A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=YVSTC6W3nYNbVnRN/o2kL063WCTg1tq+1lBFNgsIUgY=; b=ZGk24tf0fcJ7DZTNVi9MvS61yJeDHzdF8FO/DVutl/WKDSQfgnVL3jn0s0cBJpGLX8 I14ouqSfsY4NZ+Pu5JSV56DKwFuq1chvoJWXn2VMMP4bhDB4kPmRdU4eIxP8A2Gpd8FD f/lVpHSj1EYXCnMHyrDypW4/5u4+nZJ/JP2xEN0P65cmBXgXuKF8WVzo/v0wXomj7sbp FeSEpUrDxW/sdfGCWh7FN5NUD0sEDlSThMdHuFDfcSRggGAagx24zew7mCLphAnK4O3E 8AmFGuSu1rzAsVwlhvplhrQEI7ikTwCD6nbqRf2VPnGDi8mi5C5F/grqfQFD3tsEGNE4 EKkg== X-Gm-Message-State: AOAM531Me/R0mSq01kgoIQzEpUqqU0bg3qioB2hmxNzdpkyW0MiOofGA P6FGO63K+SMjRWJszhBIT4Ji X-Received: by 2002:a17:902:b40e:b029:e9:51e:477f with SMTP id x14-20020a170902b40eb02900e9051e477fmr8580887plr.55.1617901512097; Thu, 08 Apr 2021 10:05:12 -0700 (PDT) Received: from localhost.localdomain ([103.77.37.191]) by smtp.gmail.com with ESMTPSA id y194sm65183pfb.21.2021.04.08.10.05.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Apr 2021 10:05:11 -0700 (PDT) From: Manivannan Sadhasivam To: bjorn.andersson@linaro.org Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, Manivannan Sadhasivam Subject: [PATCH 01/15] ARM: dts: qcom: sdx55: Add support for A7 PLL clock Date: Thu, 8 Apr 2021 22:34:43 +0530 Message-Id: <20210408170457.91409-2-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210408170457.91409-1-manivannan.sadhasivam@linaro.org> References: <20210408170457.91409-1-manivannan.sadhasivam@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org On SDX55 there is a separate A7 PLL which is used to provide high frequency clock to the Cortex A7 CPU via a MUX. Signed-off-by: Manivannan Sadhasivam --- arch/arm/boot/dts/qcom-sdx55.dtsi | 8 ++++++++ 1 file changed, 8 insertions(+) -- 2.25.1 diff --git a/arch/arm/boot/dts/qcom-sdx55.dtsi b/arch/arm/boot/dts/qcom-sdx55.dtsi index e4180bbc4655..41c90f598359 100644 --- a/arch/arm/boot/dts/qcom-sdx55.dtsi +++ b/arch/arm/boot/dts/qcom-sdx55.dtsi @@ -352,6 +352,14 @@ intc: interrupt-controller@17800000 { <0x17802000 0x1000>; }; + a7pll: clock@17808000 { + compatible = "qcom,sdx55-a7pll"; + reg = <0x17808000 0x1000>; + clocks = <&rpmhcc RPMH_CXO_CLK>; + clock-names = "bi_tcxo"; + #clock-cells = <0>; + }; + watchdog@17817000 { compatible = "qcom,apss-wdt-sdx55", "qcom,kpss-wdt"; reg = <0x17817000 0x1000>;