From patchwork Mon Mar 15 15:59:47 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Robert Foss X-Patchwork-Id: 400510 Delivered-To: patch@linaro.org Received: by 2002:a02:8562:0:0:0:0:0 with SMTP id g89csp3549451jai; Mon, 15 Mar 2021 09:03:47 -0700 (PDT) X-Google-Smtp-Source: ABdhPJy8GXjK/P/2SXk43eza4hOoT5Z9n9npht/3y9wAVQN3unotfY2NtM65hMqI/Kc+QBktIaKv X-Received: by 2002:a17:906:8308:: with SMTP id j8mr23790229ejx.339.1615824226836; Mon, 15 Mar 2021 09:03:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1615824226; cv=none; d=google.com; s=arc-20160816; b=CHgGc8k0U73f58K47bIAUr0WGob5jCxM0QRRD+GUl1VClREYEtZy2Wum+w4SZ1M3JC /WW1rn/nZZ/SUbPXIQ15ih7hl9TJNr6ffz2mbaICDIc15OWLWQGVg265qZ6NiHGwAOso UBjrpFQnxYKTn4hxooI5T3XKIzRrp6pZsUZVqlTXdV7VtEpkQv5Hh/rlondZJCmSpB+A aEAowmd+LV39sXsJkeCGQU05Jaa0EwGGoMFeKVwn4985FioHXYgLeYiB70yiA/0ZPmkq dFC3vFneqIjdQd3tkvSsqjSqvvm6MnpxdmkoR/CZpUOv0stkQvPkfgbzVUDkvcNdc0Ke 7yBg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=e1bnSWt5MMNpThTKCIXrOcxPbJgiUNydKLLGRuN4+hI=; b=LmQ1Pf35umJrxT7S61ozRtyO7h4Y6Vl3e3Vo9IFsrD6nCDobl6NxAWAPiRdNHdq4CA uOVSs3eZ0jrszLKdd6iIEDsNpfF921LvMAzjS25CMDnLNleG+pj/OFblyOxkD70yHPOb vLYfDRLMDMtujtHgLQvXYMrD2kQVel/bUclEbmFfZZTbx5ominpn1yoRFIzsrTKIqCqX i7mAyf3PNGopPexrI7LM3nmgvnjpL2B34LGgCro7x0abeACC4o4xu5HkQODXA4PTNq4b Z2w6VHthNqy3SjFOfLxZDzXQF2k6XQMwklUfIUA/V3tfzaAnI7u94XpTzTtKGS/RIMWH CI6A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=kT0YmF8B; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id c25si2846776edw.293.2021.03.15.09.03.46; Mon, 15 Mar 2021 09:03:46 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=kT0YmF8B; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231871AbhCOQDP (ORCPT + 16 others); Mon, 15 Mar 2021 12:03:15 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43360 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233650AbhCOQC6 (ORCPT ); Mon, 15 Mar 2021 12:02:58 -0400 Received: from mail-ej1-x634.google.com (mail-ej1-x634.google.com [IPv6:2a00:1450:4864:20::634]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1F744C06175F for ; Mon, 15 Mar 2021 09:02:58 -0700 (PDT) Received: by mail-ej1-x634.google.com with SMTP id lr13so67195438ejb.8 for ; Mon, 15 Mar 2021 09:02:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=e1bnSWt5MMNpThTKCIXrOcxPbJgiUNydKLLGRuN4+hI=; b=kT0YmF8BxYmCrr/a1wKIywHDzZePAxPDCrJ/a8vApVgvCXkoz9D171iyQjj1zSTFYR +VOiQRSxRh4pQMZdVdqLOL3dPutJZnOgxIlaEz78ndf/ZCmsI1Lp7OpFoxtxOHmEv1rQ lhi2caJFIreWVvPk0ozOSyPk6ujyaaSyEdafitKAI26Y1PnWxAjk7Q4GINSwQhsdfanC QKN3dZqDV02RlUyOIK2ql5FJob/mezSynrCO3RW2BqvyJ6+Ms95UZ9kpkad+f0FuEg3I 1d0YitqMgb6xU5GKsUWF/1QZqhteY8BridHzOFy0msO8M3VFnwywQRcVZLq0tc1bdChz emXA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=e1bnSWt5MMNpThTKCIXrOcxPbJgiUNydKLLGRuN4+hI=; b=OsMUzB/7fijusncKJQA7LYdjHJ1hOI1atIWoc9gVjvJeTbrgwRcJ0WbaKZbL4I0a5G OOQQB9AwcgNnGW6seH/JvRSjZ+C0doTS6ZEqnF1mIwsAy8e1Hcf1NDlyLJ5CrX3vedyX 6Gug9V7+nAgpqNr6wjq4iIjldfhpecZOneGbYuAKjMipKYdanFLDioQCmwBFjbYVx78N I7940x+vke6h+uy6cResUCWojVzYxhHYAR/jVATryPkaKbfHedUkTAUa4AGMsdbgzusQ wk2apWxjMm6lad/Qt1oVUnG1GzDxeGnZw3kEv0zlNnIVMpgQRyXFLVfAelHBMIVYCGEO wnYg== X-Gm-Message-State: AOAM532U4vDfqiUzzP6V09GKpS3trTgRf/qrQETqqCGDdnugIZtbdtOy 8m9lUpsIDkuF8CoZOeUbE4XOuiICllIeYf5+ X-Received: by 2002:a17:906:719b:: with SMTP id h27mr24065681ejk.123.1615824176807; Mon, 15 Mar 2021 09:02:56 -0700 (PDT) Received: from localhost.localdomain ([37.120.1.234]) by smtp.gmail.com with ESMTPSA id r5sm8456445eds.49.2021.03.15.09.02.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 15 Mar 2021 09:02:56 -0700 (PDT) From: Robert Foss To: agross@kernel.org, bjorn.andersson@linaro.org, robert.foss@linaro.org, todor.too@gmail.com, mchehab@kernel.org, robh+dt@kernel.org, angelogioacchino.delregno@somainline.org, linux-arm-msm@vger.kernel.org, linux-media@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, AngeloGioacchino Del Regno , Sakari Ailus , Andrey Konovalov , Hans Verkuil Cc: Rob Herring , Tomasz Figa , Azam Sadiq Pasha Kapatrala Syed , Sarvesh Sridutt , Laurent Pinchart , Jonathan Marek Subject: [PATCH v8 20/22] arm64: dts: sdm845: Add CAMSS ISP node Date: Mon, 15 Mar 2021 16:59:47 +0100 Message-Id: <20210315155942.640889-21-robert.foss@linaro.org> X-Mailer: git-send-email 2.27.0 In-Reply-To: <20210315155942.640889-1-robert.foss@linaro.org> References: <20210315155942.640889-1-robert.foss@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Add the camss dt node for sdm845. Signed-off-by: Robert Foss Reviewed-by: Andrey Konovalov --- Changes since v1: - Laurent: Fix subject - Laurent: Remove redundant regulator labels - Laurent: Remove empty line Changes since v3: - Fixed ordering of IRQs - Add newlines for better readability Changes since v5: - Andrey: Add r-b arch/arm64/boot/dts/qcom/sdm845.dtsi | 135 +++++++++++++++++++++++++++ 1 file changed, 135 insertions(+) -- 2.27.0 diff --git a/arch/arm64/boot/dts/qcom/sdm845.dtsi b/arch/arm64/boot/dts/qcom/sdm845.dtsi index 454f794af547..36cf4503664c 100644 --- a/arch/arm64/boot/dts/qcom/sdm845.dtsi +++ b/arch/arm64/boot/dts/qcom/sdm845.dtsi @@ -3909,6 +3909,141 @@ videocc: clock-controller@ab00000 { #reset-cells = <1>; }; + camss: camss@a00000 { + compatible = "qcom,sdm845-camss"; + + reg = <0 0xacb3000 0 0x1000>, + <0 0xacba000 0 0x1000>, + <0 0xacc8000 0 0x1000>, + <0 0xac65000 0 0x1000>, + <0 0xac66000 0 0x1000>, + <0 0xac67000 0 0x1000>, + <0 0xac68000 0 0x1000>, + <0 0xacaf000 0 0x4000>, + <0 0xacb6000 0 0x4000>, + <0 0xacc4000 0 0x4000>; + reg-names = "csid0", + "csid1", + "csid2", + "csiphy0", + "csiphy1", + "csiphy2", + "csiphy3", + "vfe0", + "vfe1", + "vfe_lite"; + + interrupts = , + , + , + , + , + , + , + , + , + ; + interrupt-names = "csid0", + "csid1", + "csid2", + "csiphy0", + "csiphy1", + "csiphy2", + "csiphy3", + "vfe0", + "vfe1", + "vfe_lite"; + + power-domains = <&clock_camcc IFE_0_GDSC>, + <&clock_camcc IFE_1_GDSC>, + <&clock_camcc TITAN_TOP_GDSC>; + + clocks = <&clock_camcc CAM_CC_CAMNOC_AXI_CLK>, + <&clock_camcc CAM_CC_CPAS_AHB_CLK>, + <&clock_camcc CAM_CC_CPHY_RX_CLK_SRC>, + <&clock_camcc CAM_CC_IFE_0_CSID_CLK>, + <&clock_camcc CAM_CC_IFE_0_CSID_CLK_SRC>, + <&clock_camcc CAM_CC_IFE_1_CSID_CLK>, + <&clock_camcc CAM_CC_IFE_1_CSID_CLK_SRC>, + <&clock_camcc CAM_CC_IFE_LITE_CSID_CLK>, + <&clock_camcc CAM_CC_IFE_LITE_CSID_CLK_SRC>, + <&clock_camcc CAM_CC_CSIPHY0_CLK>, + <&clock_camcc CAM_CC_CSI0PHYTIMER_CLK>, + <&clock_camcc CAM_CC_CSI0PHYTIMER_CLK_SRC>, + <&clock_camcc CAM_CC_CSIPHY1_CLK>, + <&clock_camcc CAM_CC_CSI1PHYTIMER_CLK>, + <&clock_camcc CAM_CC_CSI1PHYTIMER_CLK_SRC>, + <&clock_camcc CAM_CC_CSIPHY2_CLK>, + <&clock_camcc CAM_CC_CSI2PHYTIMER_CLK>, + <&clock_camcc CAM_CC_CSI2PHYTIMER_CLK_SRC>, + <&clock_camcc CAM_CC_CSIPHY3_CLK>, + <&clock_camcc CAM_CC_CSI3PHYTIMER_CLK>, + <&clock_camcc CAM_CC_CSI3PHYTIMER_CLK_SRC>, + <&gcc GCC_CAMERA_AHB_CLK>, + <&gcc GCC_CAMERA_AXI_CLK>, + <&clock_camcc CAM_CC_SLOW_AHB_CLK_SRC>, + <&clock_camcc CAM_CC_SOC_AHB_CLK>, + <&clock_camcc CAM_CC_IFE_0_AXI_CLK>, + <&clock_camcc CAM_CC_IFE_0_CLK>, + <&clock_camcc CAM_CC_IFE_0_CPHY_RX_CLK>, + <&clock_camcc CAM_CC_IFE_0_CLK_SRC>, + <&clock_camcc CAM_CC_IFE_1_AXI_CLK>, + <&clock_camcc CAM_CC_IFE_1_CLK>, + <&clock_camcc CAM_CC_IFE_1_CPHY_RX_CLK>, + <&clock_camcc CAM_CC_IFE_1_CLK_SRC>, + <&clock_camcc CAM_CC_IFE_LITE_CLK>, + <&clock_camcc CAM_CC_IFE_LITE_CPHY_RX_CLK>, + <&clock_camcc CAM_CC_IFE_LITE_CLK_SRC>; + clock-names = "camnoc_axi", + "cpas_ahb", + "cphy_rx_src", + "csi0", + "csi0_src", + "csi1", + "csi1_src", + "csi2", + "csi2_src", + "csiphy0", + "csiphy0_timer", + "csiphy0_timer_src", + "csiphy1", + "csiphy1_timer", + "csiphy1_timer_src", + "csiphy2", + "csiphy2_timer", + "csiphy2_timer_src", + "csiphy3", + "csiphy3_timer", + "csiphy3_timer_src", + "gcc_camera_ahb", + "gcc_camera_axi", + "slow_ahb_src", + "soc_ahb", + "vfe0_axi", + "vfe0", + "vfe0_cphy_rx", + "vfe0_src", + "vfe1_axi", + "vfe1", + "vfe1_cphy_rx", + "vfe1_src", + "vfe_lite", + "vfe_lite_cphy_rx", + "vfe_lite_src"; + + iommus = <&apps_smmu 0x0808 0x0>, + <&apps_smmu 0x0810 0x8>, + <&apps_smmu 0x0c08 0x0>, + <&apps_smmu 0x0c10 0x8>; + + status = "disabled"; + + ports { + #address-cells = <1>; + #size-cells = <0>; + }; + }; + cci: cci@ac4a000 { compatible = "qcom,sdm845-cci"; #address-cells = <1>;