From patchwork Fri Dec 4 07:53:44 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jun Nie X-Patchwork-Id: 337733 Delivered-To: patch@linaro.org Received: by 2002:a92:5e16:0:0:0:0:0 with SMTP id s22csp38855ilb; Thu, 3 Dec 2020 23:57:16 -0800 (PST) X-Google-Smtp-Source: ABdhPJxpKDHi4rF33AHe6D77IeTp0ULAogOs+J7+cRMZehePP/ivA8emFVh0+I9u9V0WfyMtjVPd X-Received: by 2002:a17:906:1e84:: with SMTP id e4mr5864228ejj.57.1607068635855; Thu, 03 Dec 2020 23:57:15 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1607068635; cv=none; d=google.com; s=arc-20160816; b=qh0kmnyEpIBgZMWY6GeIf8oSthzMvf68zNjOEN1O51e8h3jdMrC69sCy72/o51nrKu LXklVqqbHtDBHWRzy+AEkVjnG1w2S02QXtSY0dJPNCeoif4jPoIRcOF4s5NEMPCisSd+ CnBO7hFAWmz/FlmrCVYW8lvmyoJyUND2PhCvMNHyijRaQRRBzuWrQtGp6iXtarM4kvL8 JKyf11YNa5x6wERrQkw4aMOYJCUykw8HeKxF1vwhYBSn+0IKsQiup+ggu1No0Iqc5Ai6 cl/2WByOA4WTdkL975SQDBYv4YxN8KbQyBaIuDsfX4UsrhhG1tLXcMH3HBC0bo4mgbGr sBzQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:dkim-signature; bh=vxgQnlOkVa4dYGNjfZH6hivkdxn7yWwel2GIm45M5wg=; b=SPrXJ1pQg+vtn5movFnYwHyfgtn4ki5illCws2o2TTh89m3wsCoW960OBGd/jDZuSj JzqfSuN8wdYOrvIHc8uYZupap4HVlfLyMh8EDzks3lgAtRF9ovyJUKG1phwRPJsMRMxS reZ5FnhitfCbIggtU9VB5dK/Lw1HCO9p+xT08vWqR/X6tBnk+EtdjAAsiBSySW/rZAYQ IIli/wqXOH1uBhUDchexhiJkhvqwn6vQAFzH+2zl5/dmOCc2R0oAb6TrRLMJamNUEwcN wBuwyG9eOmdrSdYwfshThi3eF1LPOynFHh63RQptJBCv5FK8XKvfVryDd01lLo/CBsyN gt+g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=t39pm2kA; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id a9si2495438edq.466.2020.12.03.23.57.15; Thu, 03 Dec 2020 23:57:15 -0800 (PST) Received-SPF: pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=t39pm2kA; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2387485AbgLDHzk (ORCPT + 15 others); Fri, 4 Dec 2020 02:55:40 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:32934 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2387444AbgLDHzk (ORCPT ); Fri, 4 Dec 2020 02:55:40 -0500 Received: from mail-pj1-x1036.google.com (mail-pj1-x1036.google.com [IPv6:2607:f8b0:4864:20::1036]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id CCBE6C094241 for ; Thu, 3 Dec 2020 23:54:28 -0800 (PST) Received: by mail-pj1-x1036.google.com with SMTP id z12so2613499pjn.1 for ; Thu, 03 Dec 2020 23:54:28 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=vxgQnlOkVa4dYGNjfZH6hivkdxn7yWwel2GIm45M5wg=; b=t39pm2kAZa5Z/NMONoSnvIXVY9ag+zIwJ9t/F5t+ZHHLEQjbc59l5whpEZW4J24tmS oE55hnfY+G+oC5hPvvnvCFILhbnTLETmn+nUxUq4kfi2jn2Olwgcu5ay9OmuiuiSELlq aRKqrsSJuxnTtVYm3H2Ci4B04MfZKwGZ/lksrpt0s31y/pmn0tpwep2KQezJEOtlaseY WWIlLXaHBpws0vZ1b4k2fkoFxUgBm9rI8nJ6Sn+IGe2bnGKVDJwCsHctLUDWhZHiUeRo 6euPxhuF3FDTGO3jezA3yy9PhG3Oj01pAgkniudn0C9Emd9tsus309x+zcthpBOyimoF 6+XA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=vxgQnlOkVa4dYGNjfZH6hivkdxn7yWwel2GIm45M5wg=; b=CQ0hrX4GlNb1u5jYQFZTDy23wx3cJB2m07stf8neNUmxT7o31fxuIh04X9T3mZ/9H1 VkWs4UO7pL9xoMrMkmDfuFen4lYBNJkXeIRi3w+58tmIc1Z4g4eFkiEJi/3EzW0m8Q09 eefbPnChNgjbEBmXl+O8NSBoNXHYfJlzOSIaKQhEzG4tEWe5U5EOQHlUy5UuvJXsmBFs 3n5MlnRiTod00oJc99GIy7pvzrJN8AsmoWoDs6mthEsyp110h/22An0UY+PkooWcNq3S ljCJ6JpU61PwBsTQr5GzHm86gqpqf7aDYk0QCHZO3iw2dzKc/xedU+5k+egnQquSwT6J DGOA== X-Gm-Message-State: AOAM532MQgce7ORLzjEi0go6hrO0901C8jy9p0e8ipsmgX3dT3cC1hku 7CJXr0Suf/G+m9COXsgKIFoeAQ8KMdTL1g== X-Received: by 2002:a17:90b:ec2:: with SMTP id gz2mr3023301pjb.143.1607068468448; Thu, 03 Dec 2020 23:54:28 -0800 (PST) Received: from localhost.localdomain (li519-153.members.linode.com. [66.175.222.153]) by smtp.gmail.com with ESMTPSA id l190sm3822262pfl.205.2020.12.03.23.54.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 03 Dec 2020 23:54:27 -0800 (PST) From: Jun Nie To: devicetree@vger.kernel.org, georgi.djakov@linaro.org, bjorn.andersson@linaro.org, agross@kernel.org, linux-pm@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, robh@kernel.org Cc: vincent.knecht@mailoo.org, shawn.guo@linaro.org, Jun Nie Subject: [PATCH v2 4/5] dt-bindings: interconnect: Add Qualcomm MSM8939 DT bindings Date: Fri, 4 Dec 2020 15:53:44 +0800 Message-Id: <20201204075345.5161-5-jun.nie@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20201204075345.5161-1-jun.nie@linaro.org> References: <20201204075345.5161-1-jun.nie@linaro.org> Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org The Qualcomm MSM8939 platform has several bus fabrics that could be controlled and tuned dynamically according to the bandwidth demand. Signed-off-by: Jun Nie Reviewed-by: Rob Herring --- .../bindings/interconnect/qcom,rpm.yaml | 4 + .../dt-bindings/interconnect/qcom,msm8939.h | 105 ++++++++++++++++++ 2 files changed, 109 insertions(+) create mode 100644 include/dt-bindings/interconnect/qcom,msm8939.h -- 2.17.1 diff --git a/Documentation/devicetree/bindings/interconnect/qcom,rpm.yaml b/Documentation/devicetree/bindings/interconnect/qcom,rpm.yaml index d720b68b3ead..983d71fb5399 100644 --- a/Documentation/devicetree/bindings/interconnect/qcom,rpm.yaml +++ b/Documentation/devicetree/bindings/interconnect/qcom,rpm.yaml @@ -23,6 +23,10 @@ properties: - qcom,msm8916-bimc - qcom,msm8916-pcnoc - qcom,msm8916-snoc + - qcom,msm8939-bimc + - qcom,msm8939-pcnoc + - qcom,msm8939-snoc + - qcom,msm8939-snoc-mm - qcom,qcs404-bimc - qcom,qcs404-pcnoc - qcom,qcs404-snoc diff --git a/include/dt-bindings/interconnect/qcom,msm8939.h b/include/dt-bindings/interconnect/qcom,msm8939.h new file mode 100644 index 000000000000..c22369a4b9f5 --- /dev/null +++ b/include/dt-bindings/interconnect/qcom,msm8939.h @@ -0,0 +1,105 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Qualcomm interconnect IDs + * + * Copyright (c) 2020, Linaro Ltd. + * Author: Jun Nie + */ + +#ifndef __DT_BINDINGS_INTERCONNECT_QCOM_MSM8939_H +#define __DT_BINDINGS_INTERCONNECT_QCOM_MSM8939_H + +#define BIMC_SNOC_SLV 0 +#define MASTER_QDSS_BAM 1 +#define MASTER_QDSS_ETR 2 +#define MASTER_SNOC_CFG 3 +#define PCNOC_SNOC_SLV 4 +#define SLAVE_APSS 5 +#define SLAVE_CATS_128 6 +#define SLAVE_OCMEM_64 7 +#define SLAVE_IMEM 8 +#define SLAVE_QDSS_STM 9 +#define SLAVE_SRVC_SNOC 10 +#define SNOC_BIMC_0_MAS 11 +#define SNOC_BIMC_1_MAS 12 +#define SNOC_BIMC_2_MAS 13 +#define SNOC_INT_0 14 +#define SNOC_INT_1 15 +#define SNOC_INT_BIMC 16 +#define SNOC_PCNOC_MAS 17 +#define SNOC_QDSS_INT 18 + +#define MASTER_VIDEO_P0 0 +#define MASTER_JPEG 1 +#define MASTER_VFE 2 +#define MASTER_MDP_PORT0 3 +#define MASTER_MDP_PORT1 4 +#define MASTER_CPP 5 +#define SNOC_MM_INT_0 6 +#define SNOC_MM_INT_1 7 +#define SNOC_MM_INT_2 8 + +#define BIMC_SNOC_MAS 0 +#define MASTER_AMPSS_M0 1 +#define MASTER_GRAPHICS_3D 2 +#define MASTER_TCU0 3 +#define SLAVE_AMPSS_L2 4 +#define SLAVE_EBI_CH0 5 +#define SNOC_BIMC_0_SLV 6 +#define SNOC_BIMC_1_SLV 7 +#define SNOC_BIMC_2_SLV 8 + +#define MASTER_BLSP_1 0 +#define MASTER_DEHR 1 +#define MASTER_LPASS 2 +#define MASTER_CRYPTO_CORE0 3 +#define MASTER_SDCC_1 4 +#define MASTER_SDCC_2 5 +#define MASTER_SPDM 6 +#define MASTER_USB_HS1 7 +#define MASTER_USB_HS2 8 +#define PCNOC_INT_0 9 +#define PCNOC_INT_1 10 +#define PCNOC_MAS_0 11 +#define PCNOC_MAS_1 12 +#define PCNOC_SLV_0 13 +#define PCNOC_SLV_1 14 +#define PCNOC_SLV_2 15 +#define PCNOC_SLV_3 16 +#define PCNOC_SLV_4 17 +#define PCNOC_SLV_8 18 +#define PCNOC_SLV_9 19 +#define PCNOC_SNOC_MAS 20 +#define SLAVE_BIMC_CFG 21 +#define SLAVE_BLSP_1 22 +#define SLAVE_BOOT_ROM 23 +#define SLAVE_CAMERA_CFG 24 +#define SLAVE_CLK_CTL 25 +#define SLAVE_CRYPTO_0_CFG 26 +#define SLAVE_DEHR_CFG 27 +#define SLAVE_DISPLAY_CFG 28 +#define SLAVE_GRAPHICS_3D_CFG 29 +#define SLAVE_IMEM_CFG 30 +#define SLAVE_LPASS 31 +#define SLAVE_MPM 32 +#define SLAVE_MSG_RAM 33 +#define SLAVE_MSS 34 +#define SLAVE_PDM 35 +#define SLAVE_PMIC_ARB 36 +#define SLAVE_PCNOC_CFG 37 +#define SLAVE_PRNG 38 +#define SLAVE_QDSS_CFG 39 +#define SLAVE_RBCPR_CFG 40 +#define SLAVE_SDCC_1 41 +#define SLAVE_SDCC_2 42 +#define SLAVE_SECURITY 43 +#define SLAVE_SNOC_CFG 44 +#define SLAVE_SPDM 45 +#define SLAVE_TCSR 46 +#define SLAVE_TLMM 47 +#define SLAVE_USB_HS1 48 +#define SLAVE_USB_HS2 49 +#define SLAVE_VENUS_CFG 50 +#define SNOC_PCNOC_SLV 51 + +#endif