From patchwork Thu Sep 3 13:21:01 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 249019 Delivered-To: patch@linaro.org Received: by 2002:a92:5b9c:0:0:0:0:0 with SMTP id c28csp521063ilg; Thu, 3 Sep 2020 07:34:43 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxVUjIY6k78Qr+f2UExckgbkqOlmUT1ej00pxxTdYb3uC0p0qHeOSKLbbo3BD+QNnshDLp+ X-Received: by 2002:a17:906:1ed4:: with SMTP id m20mr2538253ejj.460.1599143683517; Thu, 03 Sep 2020 07:34:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1599143683; cv=none; d=google.com; s=arc-20160816; b=T6FvnZZ551X+HSyRfa6U4Mk5/hsydGPMV5RMd41yWUYrBEbaSVO1coRtYM3kpVhpn3 yqlfJA0SHS7igtLTfyXyS8KswC9yC4DEWB77ECvcrImvEYxlBmLxSJvFBnyKDoi0xENK 39bBFjKujrUADlmTwBMHxBNDZ0VfSVW6ITTmKP/FuoTm3dVMdQlJkPINtYAYbh6uu2hA Iv5eP3AjESzjAoBeXyJIeCgTLsp0/iby9xVbft2xzyY4BPJQdyqSSlQUi/GWTKbaJkJm Cr+FacgWgOPaTxghgtI4JEZGfsjRNgVergVk0MYFa4ZciXoYVw6Fauifzrx19jxaSs9E EfPg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=x8TcLLpTMK/7uUIKDqPfjBp8nQFpQtMgJOajM5MyUVQ=; b=TYcGfHWyVMfStdVMK3c2YKobIeVYV1bmWR2Oo9SSvfwfBKWjI1bDjvVttlKzx1WDJ5 j2zJPKcV3/Ty7rG0YD03TQG7Wy3u6TtJFF34e2l/K7gzM0F7vLqg2Q8JcyNo96jxVbnM GYiXEPNBaugu69gyg9w94MU+6+/7HMCiaWYQNDC7X21sGl138aqIDgMcL7m86r8xZSTB +MANJCjULerLjPe+qY9t5My/J4/cTl35QugjvIklSqK1k8JACAy+rpWO9oSaVUItqNoT Q6jnb9UN/sSbdYgf+aRy9UGODFItfjsAeTpghBpCynhtRmYBzKJbIm4yVWFiIMLea+t8 BD0Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="iKF0sB/P"; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id p9si2037273ejx.463.2020.09.03.07.34.43; Thu, 03 Sep 2020 07:34:43 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="iKF0sB/P"; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728788AbgICOei (ORCPT + 15 others); Thu, 3 Sep 2020 10:34:38 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35486 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729258AbgICO1d (ORCPT ); Thu, 3 Sep 2020 10:27:33 -0400 Received: from mail-lf1-x142.google.com (mail-lf1-x142.google.com [IPv6:2a00:1450:4864:20::142]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 68951C061262 for ; Thu, 3 Sep 2020 06:21:20 -0700 (PDT) Received: by mail-lf1-x142.google.com with SMTP id b12so1873587lfp.9 for ; Thu, 03 Sep 2020 06:21:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=x8TcLLpTMK/7uUIKDqPfjBp8nQFpQtMgJOajM5MyUVQ=; b=iKF0sB/PkVkOpriRtZPA6ZaTXtQR9Xy+C94WfQx2HefwEjzpp5TFVDARTyYs3jDElM DrLvkjqSjtpLhOp5SA9WEtFXpehUTxpATMx543udaHwwHxfw3n3dPwTG2zJVe5oQqziF LBEnOAlpyhkMZBLwiHt1w6Tg06nv50Tl5Z3rFVtz8evCLEj6fFRt8nNxYe7qq6+7zXYm 7UuEAw2d86l1KoAfYolEqO8CwhsaF2weEa5hWPQ08zGFsQ3k99fuQo5RNXDaMjjfVCqh IgmdyobfnWeRFFmpDczahkiC8LpMHm7szXnTowgmBxT1wcslBj0f6sry11y2U/hBpvPd G3CQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=x8TcLLpTMK/7uUIKDqPfjBp8nQFpQtMgJOajM5MyUVQ=; b=ozu/mnDdpJ/LHVMB1V0arRITUCQiBkHgMGlEigtJn9ui8aTfaQrCmLvxYxnIeyw/ro mWyOO2j3F5WId9YZ2foedqmWzZ2uMRJe3MQ3A9zz+Y1BROCEQDmBz79N4uRKZTxRL54J 1VoFer+18I6GDzT4ws5MuWGvCMHlnzCo7L7E5L2hhXb9ft+o3tcBiDymAgVu35zqMi97 Jbz7IyVMOJORP5RK7rY/0vKIDBH3Hfs2VAaDlQrSy4zyG/rPU+gq0g44RozVsOJTGH8X sskVJqPNmV8JXNHhvEwQ7l5K3Lg2MrVIzZO+WdiebXPh00cqBWEaURlXfVTx0ueE6CuK 2krg== X-Gm-Message-State: AOAM5337Ph8I2rt7CXI5/S30JaXMN80k2QttdVQ7U9e2D7ktajGo7H+v 2f3VTZWmb1/Z0kRY51Stel41gA== X-Received: by 2002:a19:418e:: with SMTP id o136mr1257809lfa.145.1599139278593; Thu, 03 Sep 2020 06:21:18 -0700 (PDT) Received: from eriador.lan ([188.162.64.138]) by smtp.gmail.com with ESMTPSA id e23sm584220lfj.80.2020.09.03.06.21.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 03 Sep 2020 06:21:18 -0700 (PDT) From: Dmitry Baryshkov To: Andy Gross , Bjorn Andersson , Rob Herring , Zhang Rui , Daniel Lezcano , Amit Kucheria , Jonathan Cameron , Hartmut Knaack , Lars-Peter Clausen , Peter Meerwald-Stadler Cc: linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-iio@vger.kernel.org Subject: [PATCH v2 1/9] dt-bindings: thermal: qcom: add adc-thermal monitor bindings Date: Thu, 3 Sep 2020 16:21:01 +0300 Message-Id: <20200903132109.1914011-2-dmitry.baryshkov@linaro.org> X-Mailer: git-send-email 2.28.0 In-Reply-To: <20200903132109.1914011-1-dmitry.baryshkov@linaro.org> References: <20200903132109.1914011-1-dmitry.baryshkov@linaro.org> MIME-Version: 1.0 Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Add bindings for thermal monitor, part of Qualcomm PMIC5 chips. It is a close counterpart of VADC part of those PMICs. Signed-off-by: Dmitry Baryshkov --- .../bindings/thermal/qcom-spmi-adc-tm5.yaml | 142 ++++++++++++++++++ 1 file changed, 142 insertions(+) create mode 100644 Documentation/devicetree/bindings/thermal/qcom-spmi-adc-tm5.yaml -- 2.28.0 diff --git a/Documentation/devicetree/bindings/thermal/qcom-spmi-adc-tm5.yaml b/Documentation/devicetree/bindings/thermal/qcom-spmi-adc-tm5.yaml new file mode 100644 index 000000000000..94aaf3720b9f --- /dev/null +++ b/Documentation/devicetree/bindings/thermal/qcom-spmi-adc-tm5.yaml @@ -0,0 +1,142 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/thermal/qcom-spmi-adc-tm5.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm's SPMI PMIC ADC-TM +maintainers: + - Dmitry Baryshkov + +properties: + compatible: + const: qcom,spmi-adc-tm5 + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + "#thermal-sensor-cells": + const: 1 + description: + Number of cells required to uniquely identify the thermal sensors. Since + we have multiple sensors this is set to 1 + + "#address-cells": + const: 1 + + "#size-cells": + const: 0 + + io-channels: + description: + From common IIO binding. Used to pipe PMIC ADC channel to thermal monitor + + io-channel-names: + description: + From common IIO binding. Names each of IIO channels. The name should + be equal to the sensor's subnode name. + + qcom,avg-samples: + $ref: /schemas/types.yaml#/definitions/uint32 + description: Number of samples to be used for measurement. + enum: + - 1 + - 2 + - 4 + - 8 + - 16 + default: 1 + + qcom,decimation: + $ref: /schemas/types.yaml#/definitions/uint32 + description: This parameter is used to decrease ADC sampling rate. + enum: + - 250 + - 420 + - 840 + default: 840 + +patternProperties: + "^([-a-z0-9]*)@[0-9]+$": + type: object + description: + Represent one thermal sensor. + + properties: + reg: + description: Specify the sensor channel. + maxItems: 1 + + qcom,adc-channel: + $ref: /schemas/types.yaml#/definitions/uint32 + description: Corresponding ADC channel ID. + + qcom,ratiometric: + $ref: /schemas/types.yaml#/definitions/flag + description: + Channel calibration type. + If this property is specified VADC will use the VDD reference + (1.875V) and GND for channel calibration. If property is not found, + channel will be calibrated with 0V and 1.25V reference channels, + also known as absolute calibration. + + qcom,hw-settle-time: + $ref: /schemas/types.yaml#/definitions/uint32 + description: Time between AMUX getting configured and the ADC starting conversion. + + qcom,pre-scaling: + $ref: /schemas/types.yaml#/definitions/uint32-array + description: Used for scaling the channel input signal before the signal is fed to VADC. See qcom,spi-vadc specification for the list of possible values. + minItems: 2 + maxItems: 2 + + required: + - reg + - qcom,adc-channel + + additionalProperties: + false + +required: + - compatible + - reg + - interrupts + - "#address-cells" + - "#size-cells" + - "#thermal-sensor-cells" + +additionalProperties: false + +examples: + - | + pm8150b_adc: adc@3100 { + compatible = "qcom,spmi-adc5"; + /* Other propreties are omitted */ + conn-therm@4f { + reg = ; + qcom,ratiometric; + qcom,hw-settle-time = <200>; + }; + }; + + pm8150b_adc_tm: adc-tm@3500 { + compatible = "qcom,spmi-adc-tm5"; + reg = <0x3500>; + interrupts = <0x2 0x35 0x0 IRQ_TYPE_EDGE_RISING>; + #thermal-sensor-cells = <1>; + #address-cells = <1>; + #size-cells = <0>; + io-channels = <&pm8150b_adc ADC5_AMUX_THM3_100K_PU>; + io-channel-names = "conn-therm"; + + conn-therm@0 { + reg = <0>; + qcom,adc-channel = ; + qcom,ratiometric; + qcom,hw-settle-time = <200>; + }; + }; +...